Toshiba Portege R500-S5001X Maintenance Manual - Page 24
Low Pin Count LPC interface EC/KBC, Super I/O
View all Toshiba Portege R500-S5001X manuals
Add to My Manuals
Save this manual to your list of manuals |
Page 24 highlights
1 Hardware Overview 1.2 System Unit Block Diagram South Bridge • Intel ICH7-M: (Intel 82801GBM) - DMI(Direct Media Interface) - PCI Express I/F (4 ports) - PCI Bus I/F Rev2.3 (6 PCI REQ/GNT Pairs) - Integrated Serial ATA Host Controller (2 Prots,150MB/S) - Integrated IDE Controller (Ultra ATA 100/66/33) - AC'97 2.3 codecs - Intel High Definition controller (Azalia) - USB 1.1/2.0 Controller 8 ports - Built-in LAN controller (WfM 2.0 & IEEE 802.3 compliance) - Power Management (ACPI 2.0 compliance) - SMBus2.0 controller - SPI interface(BIOS) - Low Pin Count (LPC) interface (EC/KBC, Super I/O) - IRQ controller - Serial Interrupt Function - Suspend/Resume control - Built -in RTC - GPIO - 652-ball 31×31×2.51mm BGA Package Cardbus controller (TI PCI8412ZHK) − PCI Interface(PCI Rev.2.2) − SD IO Controller(Ver.1.1) − CardBus / Ultra media Controller (Yenta Ver.2.2:1 socket) − SD/MMC(SDHC Ver. 1.2 revised edition) − Memory Stick, Memory Stick pro − xD Picture Card Controller − 1394 Controller − BGA Package 1-10 [CONFIDENTIAL] PORTEGE R500 Maintenance Manual (960-634)