ASRock A620M-HDV/M.2 Software/BIOS Setup Guide - Page 56

Platform First Error Handling, Core Watchdog Timer Enable

Page 56 highlights

L1 Stride Prefetcher Uses memory access history of individual instructions to fetch additional lines when each access is a constant distance from the previous. Configuration options: [Auto] [Disabled] [Enabled] L1 Region Prefetcher Uses memory access history to fetch additional lines when the data access for a given instrction tends to be followed by other data accesses. Configuration options: [Auto] [Disabled] [Enabled] L2 Up/Down Prefetcher Uses memory access history to determine whether to fetch the next or previous line for all memory accesses. Configuration options: [Auto] [Disabled] [Enabled] Core Watchdog Press [Enter] to configure Core Watchdog options. Core Watchdog Timer Enable Allows you to enable or disable CPU Watchdog Timer. Configuration options: [Auto] [Disabled] [Enabled] Platform First Error Handling Allows you to enable or disable PFEH, cloak individual banks, and mask deferred error interrupts from each bank. Configuration options: [Auto] [Disabled] [Enabled] Core Performance Boost [Disabled] Select this item to disable CPB. [Auto] BIOS will configure this setting automatically. Global C-state Control Allows you to control IO based C-state generation and DF C-state. Configuration options: [Auto] [Disabled] [Enabled] Opcache Control Allows you to enable or disable the Opcache. Configuration options: [Auto] [Disabled] [Enabled] Streaming Stores Control Allows you to enable or disable the streaming stores functionality. Configuration options: [Auto] [Disabled] [Enabled] Local APIC Mode Allows you to select local APIC operation modes. Configuration options: [Auto] [Compatibility] [xAPIC] [x2APIC] 52

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85

52
L1 Stride Prefetcher
Uses memory access history of individual instructions to fetch additional lines when each
access is a constant distance from the previous.
Configuration options: [Auto] [Disabled] [Enabled]
L1 Region Prefetcher
Uses memory access history to fetch additional lines when the data access for a given
instrction tends to be followed by other data accesses.
Configuration options: [Auto] [Disabled] [Enabled]
L2 Up/Down Prefetcher
Uses memory access history to determine whether to fetch the next or previous line for all
memory accesses.
Configuration options: [Auto] [Disabled] [Enabled]
Core Watchdog
Press [Enter] to configure Core Watchdog options.
Core Watchdog Timer Enable
Allows you to enable or disable CPU Watchdog Timer.
Configuration options: [Auto] [Disabled] [Enabled]
Platform First Error Handling
Allows you to enable or disable PFEH, cloak individual banks, and mask deferred error
interrupts from each bank.
Configuration options: [Auto] [Disabled] [Enabled]
Core Performance Boost
[Disabled] Select this item to disable CPB.
[Auto] BIOS will configure this setting automatically.
Global C-state Control
Allows you to control IO based C-state generation and DF C-state.
Configuration options: [Auto] [Disabled] [Enabled]
Opcache Control
Allows you to enable or disable the Opcache.
Configuration options: [Auto] [Disabled] [Enabled]
Streaming Stores Control
Allows you to enable or disable the streaming stores functionality.
Configuration options: [Auto] [Disabled] [Enabled]
Local APIC Mode
Allows you to select local APIC operation modes.
Configuration options: [Auto] [Compatibility] [xAPIC] [x2APIC]