ASRock H170 Combo User Manual - Page 54

CAS Write Latency tCWL, Third Timing, tREFI, tRDRD_sg, tRDRD_dg, tRDRD_dr, tRDRD_dd, tRDWR_sg,

Get ASRock H170 Combo PDF manuals and user guides View all ASRock H170 Combo manuals
Add to My Manuals
Save this manual to your list of manuals

Page 54 highlights

H170 Combo CAS Write Latency (tCWL) Conigure CAS Write Latency. Third Timing tREFI Conigure refresh cycles at an average periodic interval. tCKE Conigure the period of time the DDR4 initiates a minimum of one refresh command internally once it enters Self-Refresh mode. tRDRD_sg Conigure between module read to read delay. tRDRD_dg Conigure between module read to read delay. tRDRD_dr Conigure between module read to read delay. tRDRD_dd Conigure between module read to read delay. tRDWR_sg Conigure between module read to write delay. tRDWR_dg Conigure between module read to write delay. tRDWR_dr Conigure between module read to write delay. tRDWR_dd Conigure between module read to write delay. tWRRD_sg Conigure between module write to read delay. tWRRD_dg Conigure between module write to read delay. 49 English

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
49
English
H170 Combo
CAS Write Latency (tCWL)
Con±gure CAS Write Latency.
Third Timing
tREFI
Con±gure refresh cycles at an average periodic interval.
tCKE
Con±gure the period of time the DDR4 initiates a minimum of one refresh
command internally once it enters Self-Refresh mode.
tRDRD_sg
Con±gure between module read to read delay.
tRDRD_dg
Con±gure between module read to read delay.
tRDRD_dr
Con±gure between module read to read delay.
tRDRD_dd
Con±gure between module read to read delay.
tRDWR_sg
Con±gure between module read to write delay.
tRDWR_dg
Con±gure between module read to write delay.
tRDWR_dr
Con±gure between module read to write delay.
tRDWR_dd
Con±gure between module read to write delay.
tWRRD_sg
Con±gure between module write to read delay.
tWRRD_dg
Con±gure between module write to read delay.