ASRock X299M Extreme4 User Manual - Page 72

Write to Read Delay tWTR_L

Get ASRock X299M Extreme4 PDF manuals and user guides View all ASRock X299M Extreme4 manuals
Add to My Manuals
Save this manual to your list of manuals

Page 72 highlights

Write to Read Delay (tWTR) The number of clocks between the last valid write operation and the next read command to the same internal bank. Write to Read Delay (tWTR_L) The number of clocks between the last valid write operation and the next read command to the same internal bank. Read to Precharge (tRTP) The number of clocks that are inserted between a read command to a row precharge command to the same rank. Four Activate Window (tFAW) The time window in which four activates are allowed the same rank. CAS Write Latency (tCWL) Configure CAS Write Latency. Third Timing tREFI Configure refresh cycles at an average periodic interval. tCKE Configure the period of time the DDR4 initiates a minimum of one refresh command internally once it enters Self-Refresh mode. tCCD Configure back to back CAS to CAS (i.e. READ to RAED or WRITE to WRITE) from same rank separation parameter. tCCD_L Configure back to back CAS to CAS (i.e. READ to RAED or WRITE to WRITE) from same rank separation parameter. tCCD_WR_L Configure back to back CAS to CAS (i.e. READ to RAED or WRITE to WRITE) from same rank separation parameter. 66 English

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
English
66
Write to Read Delay (tWTR)
°e number of clocks between the last valid write operation and the next read command to
the same internal bank.
Write to Read Delay (tWTR_L)
°e number of clocks between the last valid write operation and the next read command to
the same internal bank.
Read to Precharge (tRTP)
°e number of clocks that are inserted between a read command to a row pre-
charge command to the same rank.
Four Activate Window (tFAW)
°e time window in which four activates are allowed the same rank.
CAS Write Latency (tCWL)
Configure CAS Write Latency.
Third Timing
tREFI
Configure refresh cycles at an average periodic interval.
tCKE
Configure the period of time the DDR4 initiates a minimum of one refresh
command internally once it enters Self-Refresh mode.
tCCD
Configure back to back CAS to CAS (i.e. READ to RAED or WRITE to WRITE)
from same rank separation parameter.
tCCD_L
Configure back to back CAS to CAS (i.e. READ to RAED or WRITE to WRITE)
from same rank separation parameter.
tCCD_WR_L
Configure back to back CAS to CAS (i.e. READ to RAED or WRITE to WRITE)
from same rank separation parameter.