ASRock X99 Extreme4/3.1 User Manual - Page 71
RAS to RAS Delay tRRD_L
View all ASRock X99 Extreme4/3.1 manuals
Add to My Manuals
Save this manual to your list of manuals |
Page 71 highlights
X99 Extreme4/3.1 Refresh Cycle Time (tRFC) he number of clocks from a Refresh command until the irst Activate command to the same rank. RAS to RAS Delay (tRRD) he number of clocks between two rows activated in diferent banks of the same rank. RAS to RAS Delay (tRRD_L) he number of clocks between two rows activated in diferent banks of the same rank. Write to Read Delay (tWTR) he number of clocks between the last valid write operation and the next read command to the same internal bank. Write to Read Delay (tWTR_L) he number of clocks between the last valid write operation and the next read command to the same internal bank. Read to Precharge (tRTP) he number of clocks that are inserted between a read command to a row precharge command to the same rank. Four Activate Window (tFAW) he time window in which four activates are allowed the same rank. CAS Write Latency (tCWL) Conigure CAS Write Latency. Third Timing tREFI Conigure refresh cycles at an average periodic interval. tCKE Conigure the period of time the DDR4 initiates a minimum of one refresh command internally once it enters Self-Refresh mode. tCCCD Conigure back to back CAS to CAS (i.e. READ to RAED or WRITE to WRITE) from same rank separation parameter. 65 English