Acer AL2423W AL2423W LCD Monitor - Page 16

Monitor Block Diagram

Page 16 highlights

Monitor Block Diagram 5 Page 4 4 03. Graphic Inputs 3 Page 5 2 1 Page 6 ADO_R ADO_L ADO_R ADO_L VOLUME D RED+ MUTE D RED+ RED- RED+ MUTE MUTE RED- GREEN+ RED- GREEN+ GREEN- GREEN+ ADO_C ADO_C GREENBLUE+ BLUE+ BLUE- GREENBLUE+ Audio BLUE- SOG BLUE- SOG AHS SOG AHS AVS AHS AVS AVS VOLUME Page 7 VOLUME +5V VGA_SCL VGA_SDA VGA_CAB VGA_SCL VGA_SDA VGA_CAB VGA_SCL VGA_SDA VGA_CAB PPWR PPWR PPWR PBIAS PWM0 PWM1 PBIAS PWM0 PWM1 PBIAS PWM0 PWM1 C C Power SVDATA[0..7] SHS SVODD SVS SVCLK SVDV Page 6 MSTR_SDA MSTR_SCL /RESET DM[0..3] DM[0..3] DM[0..3] FSDATA[0..31] FSDATA[0..31] FSADDR[0..11] FSDATA[0..31] FSADDR[0..11] FSCLK+ FSADDR[0..11] B FSCLK+ FSCLK- FSCLKFSDQS FSCLK+ FSCLK- B FSDQS FSCKE FSDQS FSCKE /FSALTRAS FSCKE /FSALTRAS /FSALTCAS /FSALTRAS /FSALTCAS /FSALTWE /FSALTCAS /FSALTWE FSBKSEL0 /FSALTWE FSBKSEL0 FSBKSEL1 FSBKSEL0 FSBKSEL1 DQS[0..3] FSBKSEL1 DQS[0..3] DQS[0..3] Memory PROJECT : WDTB A GM5861 Title 02. Top Level Size Date: Document Number SCHEMATIC1 Saturday, December 24, 2005 WDTB Sheet 7 Rev C2A of 8 5 4 3 2 - 16 - A 1

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53

5
5
4
4
3
3
2
2
1
1
D
D
C
C
B
B
A
A
RED+
BLUE-
AHS
PWM0
VOLUME
MUTE
PWM1
VGA_SCL
FSDATA[0..31]
FSADDR[0..11]
FSCKE
FSCLK-
/FSALTRAS
FSDQS
FSCLK+
/FSALTWE
/FSALTCAS
FSBKSEL0
DQS[0..3]
FSBKSEL1
DM[0..3]
PBIAS
PPWR
GREEN+
RED-
GREEN-
BLUE+
SOG
AVS
VGA_SDA
VGA_CAB
Title
Size
Document Number
Rev
Date:
Sheet
of
WDTB
02. Top Level
7
8
Saturday, December 24, 2005
C2A
SCHEMATIC1
Title
Size
Document Number
Rev
Date:
Sheet
of
02. Top Level
7
8
Saturday, December 24, 2005
C2A
SCHEMATIC1
Title
Size
Document Number
Rev
Date:
Sheet
of
02. Top Level
7
8
Saturday, December 24, 2005
C2A
SCHEMATIC1
Page 6
Memory
DQS[0..3]
FSCKE
FSBKSEL1
/FSALTCAS
/FSALTRAS
/FSALTWE
FSBKSEL0
FSCLK-
FSCLK+
FSDQS
FSDATA[0..31]
FSADDR[0..11]
DM[0..3]
PROJECT :
PROJECT :
WDTB
Page 5
GM5861
FSCLK+
FSCLK-
FSDQS
FSCKE
/FSALTRAS
/FSALTCAS
/FSALTWE
FSBKSEL0
FSBKSEL1
RED-
BLUE-
GREEN-
BLUE+
GREEN+
RED+
SOG
VGA_SCL
VGA_SDA
AHS
AVS
SVDATA[0..7]
SVODD
SVS
SHS
SVCLK
MSTR_SDA
MSTR_SCL
FSDATA[0..31]
FSADDR[0..11]
DQS[0..3]
/RESET
SVDV
PBIAS
PPWR
VGA_CAB
PWM0
PWM1
MUTE
ADO_R
ADO_L
ADO_C
DM[0..3]
Page 6
Audio
VOLUME
MUTE
ADO_L
ADO_R
ADO_C
Page 7
Power
PPWR
PBIAS
PWM0
PWM1
VOLUME
+5V
Page 4
03. Graphic Inputs
AHS
GREEN+
BLUE+
BLUE-
RED+
RED-
AVS
VGA_SCL
VGA_SDA
GREEN-
SOG
VGA_CAB
Monitor Block Diagram
- 16 -