Acer Aspire V3-771G Acer Aspire V3-771G Notebook Service Guide - Page 236

Post Codes, POST Code Range

Page 236 highlights

Post Codes 0 The following are the InsydeH2O™ Functionality POST code tables. The components of the POST code table includes: SEC phase, PEI phase, DXE phase, BDS phase, CSM functions, S3 functions and ACPI functions. POST Code Range 0 Table 4-2. POST Code Range Phase POST Code Range SEC 0x01 - 0x0F PEI 0x70 - 0x9F DXE 0x40 - 0x6F BDS 0x10 - 0x3F SMM 0xA0 - 0xBF S3 0xC0 - 0xCF ASL 0x51 - 0x55 0xE1 - 0xE4 PostBDS 0xF9 - 0xFE InsydeH2ODDT™ Reserve 0xD0 - 0xD7 OEM Reserve 0xE8 - 0xEB Reserved 0xD8 - 0xE0 0xE5 - 0xE7 0xEC - 0xF8 Table 4-3. SEC Phase POST Code Table Functionality Name (Include\ PostCode.h) Phase SEC_SYSTEM_POWER_ON SEC SEC_BEFORE_MICROCODE_PATCH SEC_AFTER_MICROCODE_PATCH SEC_ACCESS_CSR* SEC SEC SEC SEC_GENERIC_MSRINIT* SEC SEC_CPU_SPEEDCFG* SEC Post Code 1 2 3 4 5 6 Description CPU power on and switch to Protected mode Patching CPU microcode Setup Cache as RAM PCIE MMIO Base Address initial CPU Generic MSR initialization Setup CPU speed 4-20 Troubleshooting

We apologize, but we cannot currently deliver this PDF manual by request of the manufacturer.

We apologize for any inconveniece.