Asus P3C-S P3C-S User Manual - Page 68
CHIP Configuration
 |
View all Asus P3C-S manuals
Add to My Manuals
Save this manual to your list of manuals |
Page 68 highlights
4. BIOS SETUP 4.4.1 CHIP Configuration When Using RDRAM Modules 4. BIOS SETUP Chip Configuration When Using SDRAM Modules Data Integrity Mode [Non-ECC] [Non-ECC] has byte-wise write capability but no provision for protecting data integrity in the DRAM array. [ECC] with hardware scrubbing allows the detection of single-bit and multiple-bit errors and recovery of single-bit errors. When [EC-Only] is selected, data errors are detected but not corrected. This field is available only if your memory modules have ECC. Configuration options: [Non-ECC] [ECC] [EC-Only] 68 ASUS P3C-L / P3C-S / P3C-LS User's Manual
-
1 -
2
-
3
-
4
-
5
-
6
-
7
-
8
-
9
-
10
-
11
-
12
-
13
-
14
-
15
-
16
-
17
-
18
-
19
-
20
-
21
-
22
-
23
-
24
-
25
-
26
-
27
-
28
-
29
-
30
-
31
-
32
-
33
-
34
-
35
-
36
-
37
-
38
-
39
-
40
-
41
-
42
-
43
-
44
-
45
-
46
-
47
-
48
-
49
-
50
-
51
-
52
-
53
-
54
-
55
-
56
-
57
-
58
-
59
-
60
-
61
-
62
-
63 -
64 -
65 -
66 -
67 -
68 -
69 -
70 -
71 -
72 -
73 -
74
-
75
-
76
-
77
-
78
-
79
-
80
-
81
-
82
-
83
-
84
-
85
-
86
-
87
-
88
-
89
-
90
-
91
-
92
-
93
-
94
-
95
-
96
-
97
-
98
-
99
-
100
-
101
-
102
-
103
-
104
-
105
-
106
-
107
-
108
-
109
-
110
-
111
-
112
-
113
-
114
 |
 |
ASUS P3C-L / P3C-S / P3C-LS User’s Manual
68
4. BIOS SETUP
4. BIOS SETUP
Chip Configuration
4.4.1
CHIP Configuration
When Using RDRAM Modules
When Using SDRAM Modules
Data Integrity Mode [Non-ECC]
[Non-ECC] has byte-wise write capability but no provision for protecting
data integrity in the DRAM array. [ECC] with hardware scrubbing allows
the detection of single-bit and multiple-bit errors and recovery of single-bit
errors. When [EC-Only] is selected, data errors are detected but not cor-
rected. This field is available only if your memory modules have ECC. Con-
figuration options: [Non-ECC] [ECC] [EC-Only]