Brother International HL 1230 Service Manual - Page 58

A Fujitsu 32bit RISC CPU, MB86832 SPARC lite is built in the ASIC. - specifications

Get Brother International HL 1230 - B/W Laser Printer PDF manuals and user guides View all Brother International HL 1230 manuals
Add to My Manuals
Save this manual to your list of manuals

Page 58 highlights

CHAPTER 3 THEORY OF OPERATION HL-1450/1470N A Fujitsu 32bit RISC CPU, MB86832 (SPARC lite) is built in the ASIC. While the CPU is driven with a clock frequency of 33 MHz in the user logic block, it itself runs at 66 MHz, which is generated by multiplying the source clock by two. The functions of the interface block communication with external devices are described below; (1) IEEE1284 Stores the data received from the PC into DRAM as controlled by the DMA controller. It is applicable to both normal receiving and bi-directional communication (nibble mode, byte mode, ECP mode). (2) USB interface Stores the data received from the PC into DRAM as controlled by the DMA controller. The transmission speed is 12Mbps. (3) Engine GA transfer circuit Communicates with the engine GA by a full-duplex synchronous serial method. The communication speed is 2Mbps. (4) PCI interface (for HL1470N only) Sends and receives the data to and from the Ethernet controller 'AM79C973AKC'. It is PCI specification revision 2.2 compliant. 3-8

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
  • 163
  • 164
  • 165
  • 166
  • 167
  • 168
  • 169
  • 170
  • 171
  • 172
  • 173
  • 174
  • 175
  • 176
  • 177
  • 178
  • 179
  • 180
  • 181
  • 182
  • 183
  • 184
  • 185
  • 186
  • 187
  • 188
  • 189
  • 190
  • 191
  • 192
  • 193
  • 194
  • 195
  • 196
  • 197
  • 198
  • 199
  • 200
  • 201
  • 202
  • 203
  • 204
  • 205
  • 206
  • 207
  • 208
  • 209
  • 210
  • 211
  • 212
  • 213
  • 214
  • 215
  • 216
  • 217
  • 218
  • 219
  • 220
  • 221
  • 222
  • 223
  • 224
  • 225
  • 226
  • 227
  • 228
  • 229
  • 230
  • 231
  • 232
  • 233
  • 234
  • 235
  • 236
  • 237
  • 238
  • 239
  • 240
  • 241
  • 242
  • 243
  • 244
  • 245
  • 246
  • 247
  • 248
  • 249
  • 250
CHAPTER 3
THEORY OF OPERATION
3-8
A Fujitsu 32bit RISC CPU, MB86832 (SPARC lite) is built in the ASIC.
While the CPU is driven
with a clock frequency of 33 MHz in the user logic block, it itself runs at 66 MHz, which is
generated by multiplying the source clock by two.
The functions of the interface block communication with external devices are described below;
(1) IEEE1284
Stores the data received from the PC into DRAM as controlled by the DMA controller.
It is
applicable to both normal receiving and bi-directional communication (nibble mode, byte
mode, ECP mode).
(2) USB interface
Stores the data received from the PC into DRAM as controlled by the DMA controller.
The
transmission speed is 12Mbps.
(3) Engine GA transfer circuit
Communicates with the engine GA by a full-duplex synchronous serial method.
The
communication speed is 2Mbps.
(4) PCI interface (for HL1470N only)
Sends and receives the data to and from the Ethernet controller °AM79C973AKC±.
It is PCI
specification revision 2.2 compliant.
HL-1450/1470N