Gigabyte GA-7IXE4 User Manual - Page 42

SDRAM CAS Latency, SDRAM TRCD Timing, DRAM Integrity Mode, Memory Hole, DRAM Burst Refresh

Get Gigabyte GA-7IXE4 PDF manuals and user guides View all Gigabyte GA-7IXE4 manuals
Add to My Manuals
Save this manual to your list of manuals

Page 42 highlights

• SDRAM CAS Latency BIOS Setup This function specify the delay from SCAS[2:0]# to data valid. 2 Cycles 3 Cycles Set SDRAM CAS Latency to 2 Cycles. Set SDRAM CAS Latency to 3 Cycles. (Default value) • SDRAM TRCD Timing This function specify the delay from the activation of a bank to the time that a read or write command is accepted. 1 Cycle Set SDRAM TRCD Timing Value to 1 Cycle. 2 Cycle Set SDRAM TRCD Timing Value to 2 Cycle. (Default value) 3 Cycle Set SDRAM TRCD Timing Value to 3 Cycle. 4 Cycle Set SDRAM TRCD Timing Value to 4 Cycle. • DRAM Integrity Mode Disabled Disabled this function. (Default Value) ECC Set DRAM Integrity Mode to ECC. • Memory Hole Disabled 14MB-15MB 15MB-16MB 14MB-16MB Normal Setting. (Default Value) Set Address=14~15MB remap to ISA BUS. Set Address=15~16MB remap to ISA BUS. Set Address=14~16MB remap to ISA BUS. • DRAM Burst Refresh Disabled Disabled this function. Enabled Enabled DRAM Burst Refresh function. (Default Value) 36

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
BIOS Setup
36
•
SDRAM CAS Latency
This function specify the delay from SCAS[2:0]# to data valid.
2 Cycles
Set SDRAM CAS Latency to 2 Cycles.
3 Cycles
Set SDRAM CAS Latency to 3 Cycles.
(Default value)
•
SDRAM TRCD Timing
This function specify the delay from the activation of a bank to the time that a read or write
command is accepted.
1 Cycle
Set SDRAM TRCD Timing Value to 1 Cycle.
2 Cycle
Set SDRAM TRCD Timing Value to 2 Cycle.
(Default value)
3 Cycle
Set SDRAM TRCD Timing Value to 3 Cycle.
4 Cycle
Set SDRAM TRCD Timing Value to 4 Cycle.
•
DRAM Integrity Mode
Disabled
Disabled this function.
(Default Value)
ECC
Set DRAM Integrity Mode to ECC.
•
Memory Hole
Disabled
Normal Setting.
(Default Value)
14MB-15MB
Set Address=14~15MB remap to ISA BUS.
15MB-16MB
Set Address=15~16MB remap to ISA BUS.
14MB-16MB
Set Address=14~16MB remap to ISA BUS.
•
DRAM Burst Refresh
Disabled
Disabled this function.
Enabled
Enabled DRAM Burst Refresh function.
(Default Value)