Intel BOXD945PAWLK Product Specification - Page 24
IEEE-1394a Connectors Optional, 9 Legacy I/O Controller
UPC - 735858174039
View all Intel BOXD945PAWLK manuals
Add to My Manuals
Save this manual to your list of manuals |
Page 24 highlights
Intel Desktop Board D945PAW Technical Product Specification 1.8 IEEE-1394a Connectors (Optional) The optional IEEE-1394a interface addresses interconnection of both computer peripherals and consumer electronics. The IEEE-1394a interface provides a throughput ranging from 100 Mbits/sec to 400 Mbits/sec. As a manufacturing option, the board includes three IEEE-1394a connectors as follows: • One IEEE-1394a connector located on the back panel. • Two IEEE-1394a front-panel connectors located on the component side. For information about The location of the back panel IEEE-1394a connector The location of the front panel IEEE-1394a connectors The signal names of the front panel IEEE-1394a connectors Refer to Figure 16, page 47 Figure 17, page 48 Section 2.8.2.6, page 55 1.9 Legacy I/O Controller The legacy I/O controller provides the following features: • One serial port • One parallel port with Extended Capabilities Port (ECP) and Enhanced Parallel Port (EPP) support • Serial IRQ interface compatible with serialized IRQ support for PCI Conventional bus systems • PS/2-style mouse and keyboard interfaces • Interface for one 1.44 MB or 2.88 MB diskette drive • Intelligent power management, including a programmable wake-up event interface • PCI Conventional bus power management support The BIOS Setup program provides configuration options for the legacy I/O controller. 1.9.1 Serial Port The Serial port A connector is located on the back panel. The serial port supports data transfers at speeds up to 115.2 kbits/sec with BIOS support. For information about The location of the serial port A connector Refer to Figure 16, page 47 1.9.2 Parallel Port The 25-pin D-Sub parallel port connector is located on the back panel. Use the BIOS Setup program to set the parallel port mode. For information about The location of the parallel port connector Refer to Figure 16, page 47 24