MSI KT4VL User Guide - Page 66

AGP Mode, AGP Fast Write, AGP Aperture Size, AGP Master 1 W/S Write, AGP Read Synchronization - video

Get MSI KT4VL - Motherboard - ATX PDF manuals and user guides
UPC - 816909002867
View all MSI KT4VL manuals
Add to My Manuals
Save this manual to your list of manuals

Page 66 highlights

KT3MUS-lt6r7a122-CATAXTXMMaianibnobaoradrd AGP Mode The item sets an appropriate mode for the installed AGP card. Setting options: 1x, 2x, 4x, Auto. Select 4x only if your AGP card supports it. AGP Fast Write This option enables or disables the AGP Fast Write feature. The Fast Write technology allows the CPU to write directly to the graphics card without passing anything through the system memory and improves the AGP 4X speed. Select Enabled only when the installed AGP card supports this function. Settings: Enabled, Disabled. AGP Aperture Size This setting controls just how much system RAM can be allocated to AGP for video purposes. The aperture is a portion of the PCI memory address range dedicated to graphics memory address space. Host cycles that hit the aperture range are forwarded to the AGP without any translation. The option allows the selection of an aperture size of 4MB, 8MB, 16MB, 32MB, 64MB, 128MB, and 256 MB. AGP Master 1 W/S Write The field allows users to insert one wait state into the AGP write cycle. Settings: Enabled, Disabled. AGP Master 1 W/S Read The field allows users to insert one wait state into the AGP read cycle. Settings: Enabled, Disabled. AGP Read Synchronization The field allows you to enable or disable the AGP Read Synchronization feature. Settings: Enabled, Disabled. PCI Delay Transaction The chipset has an embedded 32-bit posted write buffer to support delayed transactions cycles so that transactions to and from the ISA bus are buffered and PCI bus can perform other transactions while the ISA transaction is underway. Select Enabled to support compliance with PCI specification version 2.1. Setting options: Enabled, Disabled. 3-16

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
3-16
KT3 Ultra2-C ATX Mainboard
MS-6712 ATX Mainboard
AGP Mode
The item sets an appropriate mode for the installed AGP card.
Setting
options:
1x
,
2x
,
4x
,
Auto
.
Select
4x
only if your AGP card supports it.
AGP Fast Write
This option enables or disables the AGP Fast Write feature. The Fast
Write technology allows the CPU to write directly to the graphics
card without passing anything through the system memory and im-
proves the AGP 4X speed. Select
Enabled
only when the installed
AGP card supports this function. Settings:
Enabled, Disabled
.
AGP Aperture Size
This setting controls just how much system RAM can be allocated to
AGP for video purposes.
The aperture is a portion of the PCI memory
address range dedicated to graphics memory address space.
Host cycles
that hit the aperture range are forwarded to the AGP without any
translation.
The option allows the selection of an aperture size of
4MB, 8MB, 16MB, 32MB, 64MB, 128MB, and 256 MB.
AGP Master 1 W/S Write
The field allows users to insert one wait state into the AGP write cycle
.
Settings:
Enabled
,
Disabled
.
AGP Master 1 W/S Read
The field allows users to insert one wait state into the AGP read cycle
.
Settings:
Enabled
,
Disabled
.
AGP Read Synchronization
The field allows you to enable or disable the AGP Read Synchroniza-
tion feature
.
Settings:
Enabled
,
Disabled
.
PCI Delay Transaction
The chipset has an embedded 32-bit posted write buffer to support delayed
transactions cycles so that transactions to and from the ISA bus are buffered
and PCI bus can perform other transactions while the ISA transaction is
underway.
Select
Enabled
to support compliance with PCI specification ver-
sion 2.1.
Setting options:
Enabled, Disabled
.