Sony PCV-R526DS Reference Manual - Page 89

Chipset Features Setup Screen

Page 89 highlights

CMOS Setup Options 81 CHIPSET FEATURES SETUP Screen SDRAM Configuration: SDRAM CAS Latency: SDRAM RAS to CAS Delay:* SDRAM RAS Precharge Time:* DRAM Idle Timer:* SDRAM MA Wait State: Graphics Aperture Size: Video Memory Cache Mode: PCI 2.1 Support: DRAM are 64 (Not 72) bits wide Data Integrity Mode: Onboard FDC Controller: [By SPD] Disabled 7ns (143MHz) 8ns (125MHz) [3T] 2T [2T] 3T [2T] 3T [10T] 12T 16T 32T Infinite 0T 2T 4T 8T [Normal] Slow Fast [64MB] 128MB 256MB 4MB 8MB 16MB 32MB [UC] USWC [Enabled] Disabled Non-ECC [Enabled] Disabled * These settings depend on the setting in SDRAM Configuration, and become enabled only when SDRAM Configuration is Disabled.

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116

CMOS Setup Options
81
CHIPSET FEATURES SETUP Screen
SDRAM Configuration:
[By SPD]
Disabled
7ns (143MHz)
8ns (125MHz)
SDRAM CAS Latency:
[3T]
2T
SDRAM RAS to CAS Delay:
*
[2T]
3T
SDRAM RAS Precharge Time:
*
[2T]
3T
DRAM Idle Timer:
*
[10T]
12T
16T
32T
Infinite
0T
2T
4T
8T
SDRAM MA Wait State:
[Normal]
Slow
Fast
Graphics Aperture Size:
[64MB]
128MB
256MB
4MB
8MB
16MB
32MB
Video Memory Cache Mode:
[UC]
USWC
PCI 2.1 Support:
[Enabled]
Disabled
DRAM are 64 (Not 72) bits wide
Data Integrity Mode:
Non-ECC
Onboard FDC Controller:
[Enabled]
Disabled
*
These settings depend on the setting in SDRAM Configuration, and become enabled only when
SDRAM Configuration is Disabled.