Via NR10000EG User Manual - Page 47
Memory Hole, System BIOS Cacheable, Video RAM Cacheable, Init Display First
UPC - 825529002065
View all Via NR10000EG manuals
Add to My Manuals
Save this manual to your list of manuals |
Page 47 highlights
BIOS Setup ADVANCED CHIPSET FEATURES Phoenix - AwardBIOS CMOS Setup Utility Advanced Chipset Features AGP & P2P Bridge Control CPU & PCI Bus Control Memory Hole System BIOS Cacheable Video RAM Cacheable Init Display First [Press Enter] [Press Enter] [Disabled] [Enabled] [Disabled] [PCI Slot] Item Help Menu Level Select Display Device Panel Type [CRT] [02] : Move Enter: Select F5: Previous Values +/-/PU/PD: Value F10: Save F6: Fail-Safe Defaults ESC: Exit F1: General Help F7: Optimized Defaults Caution: The Advanced Chipset Features menu is used for optimizing the chipset functions. Do not change these settings unless you are familiar with the chipset. Memory Hole Settings: [Disabled, 15M - 16M] System BIOS Cacheable Settings: [Disabled, Enabled] Video RAM Cacheable Settings: [Disabled, Enabled] Init Display First Settings: [PCI Slot, AGP] 39