ASRock A320M-DVS R4.0 User Manual - Page 65
AMD CBS, Zen Common Options, RedirectForReturnDis, L2 TLB Associativity
View all ASRock A320M-DVS R4.0 manuals
Add to My Manuals
Save this manual to your list of manuals |
Page 65 highlights
4.4.8 AMD CBS Zen Common Options RedirectForReturnDis From a workaround for GCC/C000005 issue for XV Core on CZ A0, setting MSRC001_1029 Decode Configuration (DE_CFG) bit 14 [DecfgNoRdrctForReturns] to 1. L2 TLB Associativity 0 - L2 TLB ways [11:8] are fully associative. 1 - =L2 TLB ways [11:8] are 4K-only. Platform first Error Handling Enable/disable PFEH, cloak individual banks, and mask deferred error interrupts from each bank. Core Performance Boost Disable CPB. Enable IBS Enables IBS through MSRC001_1005[42] and disables SpecLockMap through MSRC001_1020[54]. Global C-state Control Controls IO based C-state generation and DF C-states. 60 English
English
60
4.4.8 AMD CBS
Zen Common Options
RedirectForReturnDis
From a workaround for GCC/C000005 issue for XV Core on CZ A0, setting MSRC001_1029
Decode Configuration (DE_CFG) bit 14 [DecfgNoRdrctForReturns] to 1.
L2 TLB Associativity
0 - L2 TLB ways [11:8] are fully associative.
1 - =L2 TLB ways [11:8] are 4K-only.
Platform first Error Handling
Enable/disable PFEH, cloak individual banks, and mask deferred error interrupts from each
bank.
Core Performance Boost
Disable CPB.
Enable IBS
Enables IBS through MSRC001_1005[42] and disables SpecLockMap through
MSRC001_1020[54].
Global C-state Control
Controls IO based C-state generation and DF C-states.