ASRock AM1H-ITX User Manual - Page 42

RAS to RAS Delay tRRD, Write to Read Delay tWTR

Get ASRock AM1H-ITX PDF manuals and user guides View all ASRock AM1H-ITX manuals
Add to My Manuals
Save this manual to your list of manuals

Page 42 highlights

Command Rate (CR) The delay between when a memory chip is selected and when the first active command can be issued. RAS# Cycle Time (tRC) Use this item to change RAS# Cycle Time (tRC) Auto/Manual setting. Write Recovery Time (tWR) The amount of delay that must elapse after the completion of a valid write operation, before an active bank can be precharged. Refresh Cycle Time (tRFC) The number of clocks from a Refresh command until the first Activate command to the same rank. RAS to RAS Delay (tRRD) The number of clocks between two rows activated in different banks of the same rank. Write to Read Delay (tWTR) The number of clocks between the last valid write operation and the next read command to the same internal bank. Read to Precharge (tRTP) The number of clocks that are inserted between a read command to a row precharge command to the same rank. Four Activate Window (tFAW) The time window in which four activates are allowed the same rank. Voltage Configuration DRAM Voltage Use this to select DRAM Voltage. The default value is [Auto]. 38 English

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
English
38
Command Rate (CR)
°e delay between when a memory chip is selected and when the first active command can
be issued.
RAS# Cycle Time (tRC)
Use this item to change RAS# Cycle Time (tRC) Auto/Manual setting.
Write Recovery Time (tWR)
°e amount of delay that must elapse aſter the completion of a valid write operation,
before an active bank can be precharged.
Refresh Cycle Time (tRFC)
°e number of clocks from a Refresh command until the first Activate command to
the same rank.
RAS to RAS Delay (tRRD)
°e number of clocks between two rows activated in different banks of the same
rank.
Write to Read Delay (tWTR)
°e number of clocks between the last valid write operation and the next read
command to the same internal bank.
Read to Precharge (tRTP)
°e number of clocks that are inserted between a read command to a row pre-
charge command to the same rank.
Four Activate Window (tFAW)
°e time window in which four activates are allowed the same rank.
Voltage Configuration
DRAM Voltage
Use this to select DRAM Voltage. °e default value is [Auto].