ASRock B560M Steel Legend User Manual - Page 69

Initial RTL B2 Rank2, RTL B1 Rank1

Page 69 highlights

Initial RTL (B2 Rank2) Configure round trip latency initial value. RTL (A1 Rank1) Configure round trip latency. RTL (A1 Rank2) Configure round trip latency. RTL (A2 Rank1) Configure round trip latency. RTL (A2 Rank2) Configure round trip latency. RTL (B1 Rank1) Configure round trip latency. RTL (B1 Rank2) Configure round trip latency. RTL (B2 Rank1) Configure round trip latency. RTL (B2 Rank2) Configure round trip latency. ODT Setting ODT WR (A1) Configure the memory on die termination resistors' WR for channel A1. ODT WR (A2) Configure the memory on die termination resistors' WR for channel A2. ODT WR (B1) Configure the memory on die termination resistors' WR for channel B1. ODT WR (B2) Configure the memory on die termination resistors' WR for channel B2. 62 English

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97

English
62
Initial RTL (B2 Rank2)
Configure round trip latency initial value.
RTL (A1 Rank1)
Configure round trip latency.
RTL (A1 Rank2)
Configure round trip latency.
RTL (A2 Rank1)
Configure round trip latency.
RTL (A2 Rank2)
Configure round trip latency.
RTL (B1 Rank1)
Configure round trip latency.
RTL (B1 Rank2)
Configure round trip latency.
RTL (B2 Rank1)
Configure round trip latency.
RTL (B2 Rank2)
Configure round trip latency.
ODT Setting
ODT WR (A1)
Configure the memory on die termination resistors' WR for channel A1.
ODT WR (A2)
Configure the memory on die termination resistors' WR for channel A2.
ODT WR (B1)
Configure the memory on die termination resistors' WR for channel B1.
ODT WR (B2)
Configure the memory on die termination resistors' WR for channel B2.