ASRock Fatal1ty H97 Performance User Manual - Page 89

tRDRD, tWRRD, Configure between module write to write delay.

Page 89 highlights

Fatal1ty H97 Performance Series Configure refresh cycles at an average periodic interval. tCKE Configure the period of time the DDR3 initiates a minimum of one refresh command internally once it enters Self-Refresh mode. tRDRD Configure between module read to read delay. tRDRDDR Configure between module read to read delay from different ranks. tRDRDDD Use this to change DRAM tRWSR Auto/Manual settings. The default is [Auto]. tWRRD Configure between module write to read delay. tWRRDDR Configure between module write to read delay from different ranks. tWRRDDD Use this to change DRAM tRRSR Auto/Manual settings. The default is [Auto]. Configure between module write to read delay from different DIMMs. tWRWR Configure between module write to write delay. tWRWRDR Configure between module write to write delay from different ranks. tWRWRDD Configure between module write to write delay from different DIMMs. tRDWR Configure between module read to write delay. tRDWRDR Configure between module read to write delay from different ranks. tRDWRDD 81 English

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118

Fatal1ty H97 Performance Series
81
English
Configure refresh cycles at an average periodic interval.
tCKE
Configure the period of time the DDR3 initiates a minimum of one refresh
command internally once it enters Self-Refresh mode.
tRDRD
Configure between module read to read delay.
tRDRDDR
Configure between module read to read delay from different ranks.
tRDRDDD
Use this to change DRAM tRWSR Auto/Manual settings. °e default is [Auto].
tWRRD
Configure between module write to read delay.
tWRRDDR
Configure between module write to read delay from different ranks.
tWRRDDD
Use this to change DRAM tRRSR Auto/Manual settings. °e default is [Auto].
Configure between module write to read delay from different DIMMs.
tWRWR
Configure between module write to write delay.
tWRWRDR
Configure between module write to write delay from different ranks.
tWRWRDD
Configure between module write to write delay from different DIMMs.
tRDWR
Configure between module read to write delay.
tRDWRDR
Configure between module read to write delay from different ranks.
tRDWRDD