ASRock X299 OC Formula User Manual - Page 86

ODT NOM B2

Get ASRock X299 OC Formula PDF manuals and user guides View all ASRock X299 OC Formula manuals
Add to My Manuals
Save this manual to your list of manuals

Page 86 highlights

ODT PARK (A2) Configure the memory on die termination resistors' PARK for channel A2. ODT PARK (B1) Configure the memory on die termination resistors' PARK for channel B1. ODT PARK (B2) Configure the memory on die termination resistors' PARK for channel B2. ODT PARK (C1) Configure the memory on die termination resistors' PARK for channel C1. ODT PARK (C2) Configure the memory on die termination resistors' PARK for channel C2. ODT NOM (A1) Configure the memory on die termination resistors' NOM for channel A1. ODT NOM (A2) Configure the memory on die termination resistors' NOM for channel A2. ODT NOM (B1) Configure the memory on die termination resistors' NOM for channel B1. ODT NOM (B2) Configure the memory on die termination resistors' NOM for channel B2. ODT NOM (C1) Configure the memory on die termination resistors' NOM for channel C1. ODT NOM (C2) Configure the memory on die termination resistors' NOM for channel C2. ODT NOM (D1) Configure the memory on die termination resistors' NOM for channel D1. ODT NOM (D2) Configure the memory on die termination resistors' NOM for channel D2. C/A Parity This item allows you to enable or disable the DDR4's command address parity. 80 English

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
English
80
ODT PARK (A2)
Configure the memory on die termination resistors' PARK for channel A2.
ODT PARK (B1)
Configure the memory on die termination resistors' PARK for channel B1.
ODT PARK (B2)
Configure the memory on die termination resistors' PARK for channel B2.
ODT PARK (C1)
Configure the memory on die termination resistors' PARK for channel C1.
ODT PARK (C2)
Configure the memory on die termination resistors' PARK for channel C2.
ODT NOM (A1)
Configure the memory on die termination resistors' NOM for channel A1.
ODT NOM (A2)
Configure the memory on die termination resistors' NOM for channel A2.
ODT NOM (B1)
Configure the memory on die termination resistors' NOM for channel B1.
ODT NOM (B2)
Configure the memory on die termination resistors' NOM for channel B2.
ODT NOM (C1)
Configure the memory on die termination resistors' NOM for channel C1.
ODT NOM (C2)
Configure the memory on die termination resistors' NOM for channel C2.
ODT NOM (D1)
Configure the memory on die termination resistors' NOM for channel D1.
ODT NOM (D2)
Configure the memory on die termination resistors' NOM for channel D2.
C/A Parity
°is item allows you to enable or disable the DDR4's command address parity.