ASRock X299 Taichi CLX User Manual - Page 30

PCIE Slot Speed For CPU with 48 PCIe lanes, PCIE Slot Speed For CPU with 44 PCIe lanes, PCIE Slot

Page 30 highlights

PCIE Slot Speed (For CPU with 48 PCIe lanes) PCIE1 x16 PCIE2 x8 PCIE3 x16 PCIE4 x1 (PCH) PCIE5 x8 *If M.2 PCI Express modules are installed on M2_1 and M2_2, PCIE2 will be disabled. PCIE Slot Speed (For CPU with 44 PCIe lanes) PCIE1 x16 PCIE2 x4 PCIE3 x16 PCIE4 x1 (PCH) PCIE5 x8 *If a M.2 PCI Express module is installed on M2_1, PCIE2 will be disabled. PCIE Slot Speed (For CPU with 28 PCIe lanes) English PCIE1 x16 PCIE2 x4 PCIE3 x8 PCIE4 x1 (PCH) PCIE5 N/A 24 *If a M.2 PCI Express module is installed on M2_1, PCIE2 will be disabled.

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119

English
24
PCIE Slot Speed (For CPU with 48 PCIe lanes)
PCIE Slot Speed (For CPU with 44 PCIe lanes)
PCIE Slot Speed (For CPU with 28 PCIe lanes)
PCIE1
x16
PCIE2
x8
PCIE3
x16
PCIE4
x1 (PCH)
PCIE5
x8
*If M.2 PCI Express modules are installed on M2_1 and M2_2, PCIE2 will be disabled.
PCIE1
x16
PCIE2
x4
PCIE3
x16
PCIE4
x1 (PCH)
PCIE5
x8
*If a M.2 PCI Express module is installed on M2_1, PCIE2 will be disabled.
PCIE1
x16
PCIE2
x4
PCIE3
x8
PCIE4
x1 (PCH)
PCIE5
N/A
*If a M.2 PCI Express module is installed on M2_1, PCIE2 will be disabled.