ASRock X299 Taichi User Manual - Page 71

Intel Turbo Boost Technology, Intel Speed Shift Technology

Page 71 highlights

X299 Taichi SRC Output Divider Configure the SRC output divider. PCIE PLL Divider Configure the PCIE PLL divider. SRCO Source Select CPU PLL or PCIE PLL as the CPU2/SRC1 source. ClockGen Delay Configure the delay at the beginning of Clockgen. ClockGen GPIO Configure the General-purpose input/output (GPIO) at the beginning of Clockgen. Boot Performance Mode Select the performance state that the BIOS will set before OS handoff. FCLK Frequency Configure the FCLK Frequency. Intel Turbo Boost Technology Intel Turbo Boost Technology enables the processor to run above its base operating frequency when the operating system requests the highest performance state. Intel SpeedStep Technology Intel SpeedStep technology allows processors to switch between multiple frequencies and voltage points for better power saving and heat dissipation. Intel Speed Shift Technology Enable/Disable Intel Speed Shift Technology support. Enabling will expose the CPPC v2 interface to allow for hardware controlled P-states. MFC Mode Override Configure the MFC Mode Override. Adjust Pll Adjust the Pll for higher -BCLK ration combination. 65 English

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105

English
65
X299 Taichi
SRC Output Divider
Configure the SRC output divider.
PCIE PLL Divider
Configure the PCIE PLL divider.
SRCO Source
Select CPU PLL or PCIE PLL as the CPU2/SRC1 source.
ClockGen Delay
Configure the delay at the beginning of Clockgen.
ClockGen GPIO
Configure the General-purpose input/output (GPIO) at the beginning of Clockgen.
Boot Performance Mode
Select the performance state that the BIOS will set before OS handoff.
FCLK Frequency
Configure the FCLK Frequency.
Intel Turbo Boost Technology
Intel Turbo Boost Technology enables the processor to run above its base operating
frequency
when the operating system requests the highest performance state.
Intel SpeedStep Technology
Intel SpeedStep technology allows processors to switch between multiple frequen-
cies and voltage points for better power saving and heat dissipation.
Intel Speed Shift Technology
Enable/Disable Intel Speed Shiſt Technology support. Enabling will expose the
CPPC v2 interface to allow for hardware controlled P-states.
MFC Mode Override
Configure the MFC Mode Override.
Adjust Pll
Adjust the Pll for higher -BCLK ration combination.