Asus A620M-AYW WIFI PRIME PROART TUF GAMING AMD AM5 Series BIOS Manual Simplif - Page 19
Prime / Proart / Tuf Gaming Amd 600 系列 Bios 用戶手冊
 |
View all Asus A620M-AYW WIFI manuals
Add to My Manuals
Save this manual to your list of manuals |
Page 19 highlights
DRAM RAS# to CAS# Delay Auto] [1] - [63] DRAM RAS# PRE Time Auto] [1] - [63] DRAM RAS# ACT Time Auto] [1] - [127] Secondary Timings DRAM Row Cycle Time Auto] [1] - [255] DRAM WRITE to READ Delay Auto] [2] - [126] DRAM REF Cycle Time Auto] [1] - [4095] Trfc2 Auto] [1] - [4095] Trfcsb Auto] [1] - [2047] DRAM READ to PRE Time Auto] [1] - [31] DRAM RAS# to RAS# Delay L Auto] [1] - [31] DRAM RAS# to RAS# Delay S Auto] [1] - [31] Tfaw Auto] [1] - [127] DRAM WRITE to READ Delay L Auto] [1] - [127] DRAM WRITE to READ Delay S Auto] [1] - [31] TrdrdScl Auto] [1] - [15] TrdrdSc Auto] [1] - [15] TrdrdSd Auto] [1] - [15] Trdrddd Auto] [1] - [15] TwrwrScl Auto] [1] - [63] PRIME / ProArt / TUF GAMING AMD 600 系列 BIOS 19
-
1 -
2
-
3
-
4
-
5
-
6
-
7
-
8
-
9
-
10
-
11
-
12
-
13
-
14 -
15 -
16 -
17 -
18 -
19 -
20 -
21 -
22 -
23 -
24 -
25
-
26
-
27
-
28
-
29
-
30
-
31
-
32
-
33
-
34
-
35
-
36
-
37
-
38
-
39
-
40
-
41
-
42
-
43
-
44
-
45
-
46
-
47
-
48
-
49
-
50
-
51
-
52
-
53
-
54
-
55
-
56
-
57
-
58
-
59
-
60
-
61
-
62
-
63
-
64
-
65
-
66
-
67
-
68
-
69
-
70
-
71
-
72
-
73
-
74
-
75
-
76
-
77
-
78
-
79
-
80
-
81
-
82
-
83
-
84
-
85
-
86
-
87
-
88
-
89
-
90
-
91
-
92
-
93
-
94
 |
 |
PRIME / ProArt / TUF GAMING AMD 600 系列 BIOS 用戶手冊
19
DRAM RAS# to CAS# Delay
設置值有：[Auto] [1] - [63]
DRAM RAS# PRE Time
設置值有：[Auto] [1] - [63]
DRAM RAS# ACT Time
設置值有：[Auto] [1] - [127]
Secondary Timings
DRAM Row Cycle Time
設置值有：[Auto] [1] - [255]
DRAM WRITE to READ Delay
設置值有：[Auto] [2] - [126]
DRAM REF Cycle Time
設置值有：[Auto] [1] - [4095]
Trfc2
設置值有：[Auto] [1] - [4095]
Trfcsb
設置值有：[Auto] [1] - [2047]
DRAM READ to PRE Time
設置值有：[Auto] [1] - [31]
DRAM RAS# to RAS# Delay L
設置值有：[Auto] [1] - [31]
DRAM RAS# to RAS# Delay S
設置值有：[Auto] [1] - [31]
Tfaw
設置值有：[Auto] [1] - [127]
DRAM WRITE to READ Delay L
設置值有：[Auto] [1] - [127]
DRAM WRITE to READ Delay S
設置值有：[Auto] [1] - [31]
TrdrdScl
設置值有：[Auto] [1] - [15]
TrdrdSc
設置值有：[Auto] [1] - [15]
TrdrdSd
設置值有：[Auto] [1] - [15]
Trdrddd
設置值有：[Auto] [1] - [15]
TwrwrScl
設置值有：[Auto] [1] - [63]