Asus AP1720-I5 PRL-DL M/B User Guide - Page 81

Chip Configuration

Page 81 highlights

4.4.1 Chip Configuration Video Memory Cache Mode [UC] USWC (uncacheable, speculative write combining) is a new cache technology for the video memory of the processor. It can greatly improve the display speed by caching the display data. You must set this to UC (uncacheable) if your display card cannot support this feature; otherwise your system may not boot. Configuration options: [UC] [USWC] Onboard PCI IDE [All] You can select to enable the primary, secondary, tertiary IDE channel, all channels, or disable all channels. Configuration options: [All] [Primary\Secondary] [Primary\Tertiary] [Primary] [Secondary\Tertiary\ [Secondary] [Tertiary] [Disabled] DDR DQS Delay TAP in DEC [5] Default setting is 5. User settings are from 0 to 96. The last setting, 96, is for auto selection. Configuration options: [0...96] ASUS PRL-DL motherboard user guide 4-17

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114

ASUS PRL-DL motherboard user guide
4-17
4.4.1
Chip Configuration
Video Memory Cache Mode [UC]
USWC (uncacheable, speculative write combining) is a new cache
technology for the video memory of the processor. It can greatly improve
the display speed by caching the display data. You must set this to UC
(uncacheable) if your display card cannot support this feature; otherwise
your system may not boot. Configuration options: [UC] [USWC]
Onboard PCI IDE [All]
You can select to enable the primary, secondary, tertiary IDE channel, all
channels, or disable all channels. Configuration options: [All]
[Primary\Secondary] [Primary\Tertiary] [Primary] [Secondary\Tertiary\
[Secondary] [Tertiary] [Disabled]
DDR DQS Delay TAP in DEC [5]
Default setting is 5. User settings are from 0 to 96. The last setting, 96, is
for auto selection. Configuration options: [0...96]