Asus P I-XP55T2P4 User Manual - Page 10

Iii. Installation

Page 10 highlights

III. INSTALLATION Map of the ASUS Motherboard ISA Slot 2 ISA Slot 3 JP2 Boot Block Write (Dis/En) PS/2 Mouse Keyboard Universal Serial Bus (Reserved for future use) COM 1 COM 2 Serial (COM) Ports MULTI I/O Chipset Multi-I/O (En/Dis) JP1 Parallel (Printer) Port PCI Slot 1 PCI Slot 2 PCI Slot 3 PCI Slot 4 ISA Slot 1 SIMM Socket 4 (Bank 1) SIMM Socket 3 (Bank 1) SIMM Socket 2 (Bank 0) SIMM Socket 1 (Bank 0) III. INSTALLATION (Map of Board) Board Power Input P9 Secondary IDE Primary IDE Floppy Drives P8 MediaBus 2.0 Pipelined Burst Level 2 Cache Expansion Slot TAG SRAM Upgrade JP7 CMOS Operation/Clear JP4 Cacheable 64/512MB JP8 JP9 JP10 BUS Freq CPU ZIF Socket 7 JP5 L2 Cache Size (256/512) JP11 JP12 Case Connector Freq Ratio IDE LED Infrared Conn. CPU VCore JP20 12V Fan Power JP17 Voltage (STD/VRE) 256/512KB onboard L2 Cache 4 ASUS P/I-P55T2P4 User's Manual

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64

4
ASUS P/I-P55T2P4 User’s Manual
III. INSTALLATION
Map of the ASUS Motherboard
CPU VCore
JP20
JP2
ISA Slot 3
ISA Slot 2
ISA Slot 1
PCI Slot 4
PCI Slot 3
PCI Slot 2
PCI Slot 1
SIMM Socket 1 (Bank 0)
SIMM Socket 2 (Bank 0)
SIMM Socket 3 (Bank 1)
SIMM Socket 4 (Bank 1)
Pipelined Burst Level 2 Cache Expansion Slot
256/512KB onboard L2 Cache
CPU ZIF Socket 7
JP7
JP12
JP11
JP5
JP1
MULTI I/O
Chipset
Keyboard
PS/2 Mouse
Floppy Drives
Primary IDE
Secondary IDE
COM 2
COM 1
Case Connector
Boot Block Write (Dis/En)
Multi-I/O
(En/Dis)
L2 Cache Size (256/512)
Freq Ratio
CMOS Operation/Clear
Board Power Input
P8
P9
JP17
Voltage (STD/VRE)
Infrared Conn.
Parallel (Printer) Port
IDE LED
BUS Freq
JP10
JP8
JP9
TAG SRAM Upgrade
JP4
Cacheable
64/512MB
12V Fan Power
Universal Serial Bus
(Reserved for future use)
Serial (COM) Ports
MediaBus 2.0
(Map of Board)
III.
INSTALLATION