Biostar N68S3B Bios Setup - Page 34

Bank Interleaving, Channel Interleaving, Enable Clock to All DIMMs

Page 34 highlights

N68S3B BIOS Manual Memory Configuration Memory Configuration Bank Interleaving Channel Interleaving Enable Clock to All DIMMs MemClk Tristate C3/ATLVID Memory Hole Remapping DCT Unganged Mode Power Down Enable Page Smashing BIOS SETUP UTILITY Performance [Auto] [XOR of Address bit] [Disabled] [Disabled] [Enabled] [Always] [Disabled] [Disabled] Enable Bank Memory Interleaving Select Screen Select Item +- Change Option F1 General Help F10 Save and Exit ESC Exit vxx.xx (C)Copyright 1985-200x, American Megatrends, Inc. Bank Interleaving Bank Interleaving is an advanced chipset technique used to improve memory performance. Memory interleaving increases bandwidth by allowing simultaneous access to more than one piece of memory. Options: Auto (Default) Channel Interleaving This item allows you to control the DDR2 dual-channel function. Options: XOR of Address bits [20:16, 6] (Default) / XOR of Address bits [20:16, 9] / Address bits 6 / Address bits 12 / Disabled Enable Clock to All DIMMs This item determines whether the BIOS should actively reduce EMI (Electromagnetic Interference) and reduce power consumption by turning off unoccupied or inactive DIMM slots. Options: Disabled (Default) / Enabled 33

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40

N68S3B BIOS Manual
33
Memory Configuration
BIOS SETUP UTILITY
vxx.xx (C)Copyright 1985-200x, American Megatrends, Inc.
Select Screen
Select Item
Change Option
General Help
Save and Exit
Exit
+-
F1
F10
ESC
Memory Configuration
Bank Interleaving
[Auto]
Channel Interleaving
[XOR of Address bit]
Enable Clock to All DIMMs
[Disabled]
MemClk Tristate C3/ATLVID
[Disabled]
Memory Hole Remapping
[Enabled]
DCT Unganged Mode
[Always]
Power Down Enable
[Disabled]
Page Smashing
[Disabled]
Enable Bank Memory
Interleaving
Performance
Bank Interleaving
Bank Interleaving is an advanced chipset technique used to improve memory
performance. Memory interleaving increases bandwidth by allowing simultaneous
access to more than one piece of memory.
Options:
Auto (Default)
Channel Interleaving
This item allows you to control the DDR2 dual-channel function.
Options:
XOR of Address bits [20:16, 6] (Default) / XOR of Address bits
[20:16, 9] / Address bits 6 / Address bits 12 / Disabled
Enable Clock to All DIMMs
This
item
determines
whether
the
BIOS
should
actively
reduce
EMI
(Electromagnetic Interference) and reduce power consumption by turning off
unoccupied or inactive DIMM slots.
Options:
Disabled (Default) / Enabled