Biostar P4M80-M7 P4M80-M7 BIOS guide - Page 20

CPU & PCI Bus Control, Vlink mode selection - cpu support

Page 20 highlights

P4M80-M7 BIOS Manual 4.3 CPU & PCI Bus Control If you highlight the literal "Press Enter" next to the "CPU & PCI Bus Control" label and then press the enter key, it will take you a submenu with the following options: 4.3.1 PCI Master 0 WS Write When enabled, writes to the PCI bus are executed with zero-wait states. The Choices: Enabled (default), Disabled. 4.3.2 PCI Delay Transaction The chipset has an embedded 32-bit posted write buffer to support delay transactions cycles. Select Enabled to support compliance with PCI specification. The Choices: Enabled (default), Disabled. 4.3.3 Vlink mode selection The Choices: Mode 1 (default). 4.3.4 VLink 8X Support This item allows you to enable or disable VLink 8X support. The Choices: Enabled (default), Disabled. 19

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39

P4M80-M7 BIOS Manual
19
4.3 CPU & PCI Bus Control
If you highlight the literal “Press Enter” next to the “CPU & PCI Bus Control” label and then
press the enter key, it will take you a submenu with the following options:
4.3.1
PCI Master 0 WS Write
When enabled, writes to the PCI bus are executed with zero-wait states.
The Choices: Enabled
(default), Disabled.
4.3.2
PCI Delay Transaction
The chipset has an embedded 32-bit posted write buffer to support delay transactions cycles.
Select Enabled to support compliance with PCI specification.
The Choices: Enabled
(default),
Disabled.
4.3.3
Vlink mode selection
The Choices: Mode 1
(default).
4.3.4
VLink 8X Support
This item allows you to enable or disable VLink 8X support.
The Choices: Enabled
(default), Disabled.