Dell PowerEdge R940xa PlasmaENGINE on EMC - Page 6

Dell EMC PowerEdge R940xa server

Page 6 highlights

Executive summary 2 Dell EMC PowerEdge R940xa server Figure 1: Front and rear views of the PowerEdge R940xa The rapid increase in machine learning and artificial intelligence applications is changing everything about the way enterprise does business. With a powerful 4-socket and highly scalable 4U design, the Dell EMC R940xa Server is a great solution to power real-time GPU-powered stream processing for massive data sets. The R940xa offers up to 112 processing cores and up to 6TB of memory for consistently fast response times. Add up to 12 NVDIMMs of memory or up to 4 direct-attached NVMe drives to maximize performance and minimize latency. In the R940xa each CPU has direct PCIe connectivity to a single GPU which results in extremely fast data processing in all 4 CPU-GPU subsystems and minimizes latencies to a level that was impossible to achieve earlier. Four doublewide GPUs or six singlewide GPUs or FPGAs can be accommodated. Figure 2: CPU: GPU High Level block diagram 6 PlasmaENGINE® on PowerEdge R940xa

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11

Executive summary
6
PlasmaENGINE® on PowerEdge R940xa
2
Dell EMC PowerEdge R940xa server
Figure 1: Front and rear views of the PowerEdge R940xa
The rapid increase in machine learning and artificial intelligence applications is changing everything about the
way enterprise does business. With a powerful 4-socket and highly scalable 4U design, the Dell EMC R940xa
Server is a great solution to power real-time GPU-powered stream processing for massive data sets.
The R940xa offers up to 112 processing cores and up to 6TB of memory for consistently fast response times.
Add up to 12 NVDIMMs of memory or up to 4 direct-attached NVMe drives to maximize performance and
minimize latency.
In the R940xa each CPU has direct PCIe connectivity to a single GPU which results in
extremely fast data processing in all 4 CPU-GPU subsystems and minimizes latencies to a level that was
impossible to achieve earlier.
Four doublewide GPUs or six singlewide GPUs or FPGAs can be
accommodated.
Figure 2: CPU: GPU High Level block diagram