Fluke 271-U 115V Product Manual - Page 98

Standard Event Status and Standard Event Status Enable Registers, Status Byte Register and Service

Get Fluke 271-U 115V PDF manuals and user guides View all Fluke 271-U 115V manuals
Add to My Manuals
Save this manual to your list of manuals

Page 98 highlights

271 Users Manual Standard Event Status and Standard Event Status Enable Registers These two registers are implemented as required by the IEEE standard 488.2. Any bits set in the Standard Event Status Register which correspond to bits set in the Standard Event Status Enable Register will cause the ESB bit to be set in the Status Byte Register. The Standard Event Status Register is read and cleared by the *ESR? command. The Standard Event Status Enable register is set by the *ESE command and read by the *ESE? command. Bit 7 Power On. Set when power is first applied to the instrument. Bit 6 Not used. Bit 5 Command Error. Set when a syntax type error is detected in a command from the bus. The parser is reset and parsing continues at the next byte in the input stream. Bit 4 Execution Error. Set when an error is encountered while attempting to execute a completely parsed command. The appropriate error number will be reported in the Execution Error Register. Bit 3 Not used. Bit 2 Query Error. Set when a query error occurs. The appropriate error number will be reported in the Query Error Register as listed below. 1. INTERRUPTED error 2. DEADLOCK error 3. UNTERMINATED error Bit 1 Not used. Bit 0 Operation Complete. Set in response to the *OPC command. Status Byte Register and Service Request Enable Register These two registers are implemented as required by the IEEE standard 488.2. Any bits set in the Status Byte Register which correspond to bits set in the Service Request Enable Register will cause the RQS/MSS bit to be set in the Status Byte Register, thus generating a Service Request on the bus. The Status Byte Register is read either by the *STB? command, which will return MSS in bit 6, or by a Serial Poll which will return RQS in bit 6. The Service Request Enable register is set by the *SRE command and read by the *SRE? command. Bit 7 Not used. Bit 6 RQS/MSS This bit, as defined by IEEE Std. 488.2, contains both the Requesting Service and Master Status Summary messages. RQS is returned in response to a Serial Poll, MSS is returned in response to the *STB? command. Bit 5 ESB The Event Status Bit. This bit is set if any bits set in the Standard Event Status Register correspond to bits set in the Standard Event Status Enable Register. Bit 4 MAV The Message Available Bit. This will be set when the instrument has a response message formatted and ready to send to the controller. The bit will be cleared after the Response Message Terminator has been sent. Bit 3 Not used. Bit 2 Not used. Bit 1 Not used. Bit 0 Not used. 16-8 MyFlukeStore Shop for Fluke products online at: www. .com 1.888.610.7664

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
271
Users Manual
16-8
Standard Event Status and Standard Event Status Enable Registers
These two registers are implemented as required by the IEEE standard 488.2.
Any bits set in the Standard Event Status Register which correspond to bits set in the
Standard Event Status Enable Register will cause the
ESB
bit to be set in the Status
Byte Register.
The Standard Event Status Register is read and cleared by the
*
ESR?
command. The
Standard Event Status Enable register is set by the
*
ESE <nrf>
command and read
by the
*
ESE?
command.
Bit 7
Power On. Set when power is first applied to the instrument.
Bit 6
Not used.
Bit 5
Command Error. Set when a syntax type error is detected in a command from
the bus. The parser is reset and parsing continues at the next byte in the input
stream.
Bit 4
Execution Error. Set when an error is encountered while attempting to execute
a completely parsed command. The appropriate error number will be reported
in the Execution Error Register.
Bit 3
Not used.
Bit 2
Query Error. Set when a query error occurs. The appropriate error number will
be reported in the Query Error Register as listed below.
1. INTERRUPTED error
2. DEADLOCK error
3. UNTERMINATED error
Bit 1
Not used.
Bit 0
Operation Complete. Set in response to the
*
OPC
command.
Status Byte Register and Service Request Enable Register
These two registers are implemented as required by the IEEE standard 488.2.
Any bits set in the Status Byte Register which correspond to bits set in the Service
Request Enable Register will cause the RQS/MSS bit to be set in the Status Byte
Register, thus generating a Service Request on the bus. The Status Byte Register is read
either by the
*
STB?
command, which will return
MSS
in bit 6, or by a Serial Poll
which will return
RQS
in bit 6. The Service Request Enable register is set by the
*
SRE
<nrf>
command and read by the
*
SRE? command.
Bit 7
Not used.
Bit 6
RQS/MSS
This bit, as defined by IEEE Std. 488.2, contains both the
Requesting Service and Master Status Summary messages.
RQS is returned in
response to a Serial Poll, MSS is returned in response to the
*
STB?
command.
Bit 5
ESB
The Event Status Bit. This bit is set if any bits set in the Standard Event
Status Register correspond to bits set in the Standard Event Status Enable
Register.
Bit 4
MAV
The Message Available Bit. This will be set when the instrument has a
response message formatted and ready to send to the controller. The bit will be
cleared after the Response Message Terminator has been sent.
Bit 3
Not used.
Bit 2
Not used.
Bit 1
Not used.
Bit 0
Not used.
Shop for Fluke products online at:
1.888.610.7664
www.
MyFlukeStore
.com