Gigabyte GA-7PESH2 Manual - Page 56

DIMM Information

Get Gigabyte GA-7PESH2 PDF manuals and user guides View all Gigabyte GA-7PESH2 manuals
Add to My Manuals
Save this manual to your list of manuals

Page 56 highlights

2-3-1-2 DIMM Information DIMM Information: DIMM Group: CPU Socket 0/1 DIMM Information CPU Socket 0: DDR3_P0_A0/DDR3_P0_A1/DDR3_P0_B0/DDR3_P0_B1 Status DDR3_P0_C0/DDR3_P0_C1/DDR3_P0_D0/DDR3_P0_D1 Status The size of memory installed on each of the DDR3 slots. CPU Socket 1: DDR3_P0_E0/DDR3_P0_E1/DDR3_P0_F0/DDR3_P0_F1 Status DDR3_P0_G0/DDR3_P0_G1/DDR3_P0_H0/DDR3_P0_H1 Status The size of memory installed on each of the DDR3 slots. To clear ECC Flag When DDR3 Channel is maskoff after ECC multibit errors, it is required to clear ECC flag to make masked off channels be available. BIOS Setup - 56 -

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
BIOS Setup
- 56 -
2-3-1-2 DIMM Information
DIMM Information:
DIMM Group: CPU Socket 0/1 DIMM Information
CPU Socket 0:
DDR3_P0_A0/DDR3_P0_A1/DDR3_P0_B0/DDR3_P0_B1 Status
DDR3_P0_C0/DDR3_P0_C1/DDR3_P0_D0/DDR3_P0_D1 Status
The size of memory installed on each of the DDR3 slots.
CPU Socket 1:
DDR3_P0_E0/DDR3_P0_E1/DDR3_P0_F0/DDR3_P0_F1 Status
DDR3_P0_G0/DDR3_P0_G1/DDR3_P0_H0/DDR3_P0_H1 Status
The size of memory installed on each of the DDR3 slots.
To clear ECC Flag
When DDR3 Channel is maskoff after ECC multibit errors, it is required to clear ECC flag to make
masked off channels be available.