Gigabyte MW50-SV0 Manual - Page 71

Processor Min Raio/Microcode Revision/L1 Cache RAM/L2 Cache RAM/L3 Cache RAM

Get Gigabyte MW50-SV0 PDF manuals and user guides View all Gigabyte MW50-SV0 manuals
Add to My Manuals
Save this manual to your list of manuals

Page 71 highlights

Processor Configuration Pre-Socket Configuration Press [Enter] for configuration of advanced items. Processor Socket/Processor ID/Processor Frequency/Processor Max Raito/ Processor Min Raio/Microcode Revision/L1 Cache RAM/L2 Cache RAM/L3 Cache RAM/ Processor 0/1Version Displays the technical specifications for the installed processor. Hyper-Threading [All] The Hyper Threading Technology allows a single processor to execute two or more separate threads concurrently. When hyper-threading is enabled, multi-threaded software applications can execute their threads, thereby improving performance. Options available: Enabled/Disabled. Default setting is Enabled. Execute Disable Bit When enabled, the processor prevents the execution of code in data-only memory pages. This provides some protection against buffer overflow attacks. When disabled, the processor will not restrict code execution in any memory area. This makes the processor more vulnerable to buffer overflow attacks. Options available: Enabled/Disabled. Default setting is Enabled. Enable Intel TXT Support Enable/Disable Intel Trusted Execution Technology support function. Options available: Enabled/Disabled. Default setting is Disabled. VMX (Vanderpool Technology) Enable/Disable Vanderpool Technology. This will take effect after rebooting the system. Options available: Enabled/Disabled. Default setting is Enabled. Enable SMX (Intel Safer Mode Extensions Technology) Enable/Disblae Intel Safer Mode Extensions (SMX) support function. Options available: Enabled/Disabled. Default setting is Disabled. Hardware Prefetcher Select whether to enable the speculative prefetch unit of the processor. Options available: Enabled/Disabled. Default setting is Enabled. Adjacent Cache Line Prefetch When enabled, cache lines are fetched in pairs. When disabled, only the required cache line is fetched. Options available: Enabled/Disabled. Default setting is Enabled. DCU Streamer Prefetch Enable prefetch of next L1 Data line based upon multiple loads in same cache line. Options available: Enabled/Disabled. Default setting is Enabled. DCU IP Prefetch Enable prefetch of next L1 Data line based upon sequential load history. Options available: Enabled/Disabled. Default setting is Enabled. DCU Mode Configure DCU mode. Options available: 32KB 8Way Without ECC/16KB 4Way With ECC. Default setting is 32KB 8Way Without ECCC. - 71 - BIOS Setup

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
- 71 -
BIOS Setup
Processor Configuration
Pre-Socket Configuration
Press [Enter] for configuration of advanced items.
Processor Socket/Processor ID/Processor Frequency/Processor Max Raito/
Processor Min Raio/Microcode Revision/L1 Cache RAM/L2 Cache RAM/L3 Cache RAM/
Processor 0/1Version
Displays the technical specifications for the installed processor.
Hyper-Threading [All]
The Hyper Threading Technology allows a single processor to execute two or more separate
threads concurrently. When hyper-threading is enabled, multi-threaded software applications can
execute their threads, thereby improving performance.
Options available: Enabled/Disabled. Default setting is
Enabled
.
Execute Disable Bit
When enabled, the processor prevents the execution of code in data-only memory pages. This provides
some protection against buffer overflow attacks.
When disabled, the processor will not restrict code execution in any memory area. This makes the
processor more vulnerable to buffer overflow attacks.
Options available: Enabled/Disabled. Default setting is
Enabled
.
Enable Intel TXT Support
Enable/Disable Intel Trusted Execution Technology support function.
Options available: Enabled/Disabled. Default setting is
Disabled.
VMX (Vanderpool Technology)
Enable/Disable Vanderpool Technology. This will take effect after rebooting the system.
Options available: Enabled/Disabled. Default setting is
Enabled
.
Enable SMX (Intel Safer Mode Extensions Technology)
Enable/Disblae Intel Safer Mode Extensions (SMX) support function.
Options available: Enabled/Disabled. Default setting is
Disabled
.
Hardware Prefetcher
Select whether to enable the speculative prefetch unit of the processor.
Options available: Enabled/Disabled. Default setting is
Enabled
.
Adjacent Cache Line Prefetch
When enabled, cache lines are fetched in pairs. When disabled, only the required cache line is fetched.
Options available: Enabled/Disabled. Default setting is
Enabled
.
DCU Streamer Prefetch
Enable
prefetch of next L1 Data line based upon multiple loads in same cache line.
Options available: Enabled/Disabled. Default setting is
Enabled
.
DCU IP Prefetch
Enable
prefetch of next L1 Data line based upon sequential load history.
Options available: Enabled/Disabled. Default setting is
Enabled
.
DCU Mode
Configure DCU mode.
Options available: 32KB 8Way Without ECC/16KB 4Way With ECC. Default setting is
32KB 8Way
Without ECCC
.