HP ProLiant DL360e Configuring and using DDR3 memory with HP ProLiant Gen8 Ser - Page 15

Factors influencing memory throughput, Number of memory channels and throughput

Page 15 highlights

Figure 5: Idle and Loaded Latencies for various DDR3 DIMMs on 2P HP ProLiant Gen8 servers. Latency (ns) Latency by DIMM type and capacity at 1DPC HP ProLiant Gen8 servers 160 140 120 100 80 Idle Latency 60 Loaded Latency 40 20 0 2 GB 4GB 8GB 4GB 4GB 8GB 8GB 16GB 16GB 32GB 1Rx8 2Rx8 2Rx8 1Rx4 1Rx4 2Rx4 1Rx4 2Rx4 2Rx4 4Rx4 1333 U1333 U 1333 U 1333 R 1600 R 1333 R 1600 R 1333 R 1600 R 1333 L Factors influencing memory throughput Factors affecting memory throughput include the number of memory channels populated, number of ranks on the channel, channel interleaving, and the speed at which the memory runs. Number of memory channels and throughput The largest impact on throughput is the number of memory channels populated. By interleaving memory access across multiple memory channels, the integrated memory controllers are able to increase memory throughput significantly. Optimal throughput and latency are achieved when all 4 channels of each installed CPU are populated identically. As Figure 7 shows, adding a second DIMM to the system (and thus populating the second memory channel) essentially doubles system read throughput. Gains in throughput for each additional DIMM installed are almost linear until all eight memory channels are populated. 15

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27

15
Figure 5:
Idle and Loaded Latencies for various DDR3 DIMMs on 2P HP ProLiant Gen8 servers.
Factors influencing memory throughput
Factors affecting memory throughput include the number of memory channels populated, number of ranks
on the channel, channel interleaving, and the speed at which the memory runs.
Number of memory channels and throughput
The largest impact on throughput is the number of memory channels populated. By interleaving memory
access across multiple memory channels, the integrated memory controllers are able to increase memory
throughput significantly. Optimal throughput and latency are achieved when all 4 channels of each
installed CPU are populated identically.
As Figure 7 shows, adding a second DIMM to the system (and thus populating the second memory
channel) essentially doubles system read throughput. Gains in throughput for each additional DIMM
installed are almost linear until all eight memory channels are populated.
0
20
40
60
80
100
120
140
160
2 GB
1Rx8
1333 U
4GB
2Rx8
1333 U
8GB
2Rx8
1333 U
4GB
1Rx4
1333 R
4GB
1Rx4
1600 R
8GB
2Rx4
1333 R
8GB
1Rx4
1600 R
16GB
2Rx4
1333 R
16GB
2Rx4
1600 R
32GB
4Rx4
1333 L
Latency (ns)
Latency by DIMM type and capacity at 1DPC
HP ProLiant Gen8 servers
Idle Latency
Loaded Latency