HP ProLiant SL160s HP Power Interface Control (PPIC) Utility User Guide - Page 4

Introduction

Get HP ProLiant SL160s PDF manuals and user guides View all HP ProLiant SL160s manuals
Add to My Manuals
Save this manual to your list of manuals

Page 4 highlights

Introduction New chassis/rack architecture The new line of HP ProLiant s6500 Scalable Server, HP ProLiant DL1000/DL2000 Multi-Node Server, and HP ProLiant SL6000 Scalable Servers implement entirely new chassis/ rack architecture in the industry standard server market space, producing the most power efficient and power manageable servers in the world. Each 2U chassis consists of up to 4 nodes and up to 4 fans. Each 4U chassis consists of up to 8 nodes and up to 8 fans. Each chassis also contains an embedded microcontroller that provides power metering and throttling capabilities for the entire chassis. Power Management Controller As depicted in the above diagram, the embedded Power Management Controller is able to monitor power consumption for all aspects of the 2U/4U chassis and throttle the speed of the processors and memory in each node within the 2U/4U chassis in order to maintain a pre-set power budget. Introduction 4

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
Introduction 4
Introduction
New chassis/rack architecture
The new line of HP ProLiant s6500 Scalable Server, HP ProLiant DL1000/DL2000 Multi-Node Server, and
HP ProLiant SL6000 Scalable Servers implement entirely new chassis/ rack architecture in the industry
standard server market space, producing the most power efficient and power manageable servers in the
world. Each 2U chassis consists of up to 4 nodes and up to 4 fans. Each 4U chassis consists of up to 8 nodes
and up to 8 fans. Each chassis also contains an embedded microcontroller that provides power metering and
throttling capabilities for the entire chassis.
Power Management Controller
As depicted in the above diagram, the embedded Power Management Controller is able to monitor power
consumption for all aspects of the 2U/4U chassis and throttle the speed of the processors and memory in
each node within the 2U/4U chassis in order to maintain a pre-set power budget.