HP ProLiant SL4540 HP ProLiant SL4540 Gen8 Server Node User Guide - Page 33

Memory subsystem architecture, Single-rank and dual-rank DIMMs, Channel, Slot designation, Slot number

Page 33 highlights

Memory subsystem architecture The memory subsystem in this node is divided into channels. Each processor supports three channels, and each channel supports two DIMM slots, as shown in the following table. DIMM slots in this server are identified by number and by letter. Letters identify the population order. Slot numbers indicate the DIMM slot ID for spare replacement. Channel 1 2 3 Slot designation A D B E C F Slot number 1 2 3 4 5 6 This multichannel architecture provides enhanced performance in advanced ECC mode. For the location of the slot numbers, see "DIMM slots (on page 9)." Single-rank and dual-rank DIMMs DIMM configuration requirements are based on these classifications: • Single-rank DIMM-One set of memory chips that is accessed while writing to or reading from the memory. • Dual-rank DIMM-Two single-rank DIMMs on the same module, with only one rank accessible at a time. The server memory control subsystem selects the proper rank within the DIMM when writing to or reading from the DIMM. Dual-rank DIMMs provide the greatest capacity with the existing memory technology. For example, if current DRAM technology supports 2-GB single-rank DIMMs, a dual-rank DIMM would be 4 GB. Hardware options installation 33

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82

Hardware options installation 33
Memory subsystem architecture
The memory subsystem in this node is divided into channels. Each processor supports three channels, and
each channel supports two DIMM slots, as shown in the following table.
DIMM slots in this server are identified by number and by letter. Letters identify the population order. Slot
numbers indicate the DIMM slot ID for spare replacement.
Channel
Slot designation
Slot number
1
A
D
1
2
2
B
E
3
4
3
C
F
5
6
This multichannel architecture provides enhanced performance in advanced ECC mode. For the location of
the slot numbers, see "DIMM slots (on page
9
)."
Single-rank and dual-rank DIMMs
DIMM configuration requirements are based on these classifications:
Single-rank DIMM—One set of memory chips that is accessed while writing to or reading from the
memory.
Dual-rank DIMM—Two single-rank DIMMs on the same module, with only one rank accessible at a time.
The server memory control subsystem selects the proper rank within the DIMM when writing to or reading
from the DIMM.
Dual-rank DIMMs provide the greatest capacity with the existing memory technology. For example, if current
DRAM technology supports 2-GB single-rank DIMMs, a dual-rank DIMM would be 4 GB.