HP StorageWorks 7110 HP StorageWorks Virtual Array 7000 Family User and Servic - Page 77

Array Power-On Sequence, Step No. Hex, Description of Array Operation

Get HP StorageWorks 7110 - Virtual Array PDF manuals and user guides View all HP StorageWorks 7110 manuals
Add to My Manuals
Save this manual to your list of manuals

Page 77 highlights

A Link Down warning state can be reported by the CVGUI if either of the following two failures occur: ■ If a host Fibre Channel loop fails due to the failure of a host HBA, a faulty or disconnected fiber cable, a faulty GBIC (VA 7100 only), or the failure of a data flow component on an array controller. ■ If an array Fibre Channel loop fails due to a port failure on a disk drive, faulty loop circuitry on the midplane, or the failure of a data flow component on an array controller. If a port failure occurs, a port bypass circuit will bypass that part of the loop and the first array controller will reroute the data through the second array controller, via the internal N-way bus, to the other Fibre Channel loop. Array Power-On Sequence Table 5 shows the power-on sequence for the array. This sequence can be viewed via the Virtual Front Panel (VFP) when the array is powered on. Table 5 Array Power-On Sequence Step No. (Hex) Description of Array Operation 02 Power-on self-test complete. 04 Check array serial number. Configure NVRAM for maps. Initialize all NVRAM on both controllers. 06 Initialize internals. 08 Initialize array scheduler. 0A Search for backend devices. 0C Backend device discovery complete. 0E Enable power supply manager to shutdown if needed. 12 Initialize maps and cache via upload from image disks. Attach array to volume set. 16 Enable hot plugging. 18 Enable warning services. 1A Reserved. 1C Setup internal data structures based on backend discovery. 1D Enable frontend ports. 1E Initialize array clocks. 20 Setup internal data structures. 22 Synchronize both controller clocks. 24 Startup complete. Enable scheduler. Allow writes to disks. 26 Initialization complete. Troubleshooting Troubleshooting 77

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
  • 163
  • 164
Troubleshooting
77
Troubleshooting
A Link Down warning state can be reported by the CVGUI if either of the
following two failures occur:
■
If a host Fibre Channel loop fails due to the failure of a host HBA, a faulty
or disconnected fiber cable, a faulty GBIC (VA 7100 only), or the failure of
a data flow component on an array controller.
■
If an array Fibre Channel loop fails due to a port failure on a disk drive,
faulty loop circuitry on the midplane, or the failure of a data flow
component on an array controller. If a port failure occurs, a port bypass
circuit will bypass that part of the loop and the first array controller will re-
route the data through the second array controller, via the internal N-way
bus, to the other Fibre Channel loop.
Array Power-On Sequence
Table 5 shows the power-on sequence for the array. This sequence can be
viewed via the Virtual Front Panel (VFP) when the array is powered on.
Table 5
Array Power-On Sequence
Step No. (Hex)
Description of Array Operation
02
Power-on self-test complete.
04
Check array serial number. Configure NVRAM for maps. Initialize all NVRAM on
both controllers.
06
Initialize internals.
08
Initialize array scheduler.
0A
Search for backend devices.
0C
Backend device discovery complete.
0E
Enable power supply manager to shutdown if needed.
12
Initialize maps and cache via upload from image disks. Attach array to volume set.
16
Enable hot plugging.
18
Enable warning services.
1A
Reserved.
1C
Setup internal data structures based on backend discovery.
1D
Enable frontend ports.
1E
Initialize array clocks.
20
Setup internal data structures.
22
Synchronize both controller clocks.
24
Startup complete. Enable scheduler. Allow writes to disks.
26
Initialization complete.