HP Visualize c3000 hp Visualize b1000 and c3000 workstations service handbook - Page 67

Description

Page 67 highlights

Troubleshooting Selftest Failures Table 3-2. Chassis Codes for B1000/C3000 Workstations Ostat TST TST TST TST TST TST TST TST TST TST TST TST TST TST TST TST TST TST TST Code FRU 4n0E 4n20 SYS BD SYS BD 4n21 SYS BD 4n22 SYS BD 4n23 SYS BD 4n24 SYS BD 4n25 SYS BD 4n26 SYS BD 4n27 SYS BD 4n28 SYS BD 4n29 SYS BD 4n2A SYS BD 4n2B SYS BD 4n2C SYS BD 4n2D SYS BD 4n30 SYS BD 4n40 4n50 SYS BD SYS BD 4n60 SYS BD Message Description CPUn exit lst CPU n finished its late self-tests. CPUn lst erly st CPU n is re-executing some of its early self-tests from system memory. CPUn lst basic CPU n is re-executing its basic operations self-test. CPUn lst alu CPU n is re-executing its arithmetic and logic unit self-test. CPUn lst branch CPU n is re-executing its branch instruction self-test. CPUn lst arth cd CPU n is re-executing its arithmetic conditions self-test. CPUn lst bit ops CPU n is re-executing its bit operations self-test. CPUn lst ctl reg CPU n is re-executing its control register self-test. CPUn lst ext int CPU n is re-executing its external interrupt self-test. CPUn lst itimer CPU n is re-executing its interval timer self-test. CPUn lst mltimed CPU n is re-executing its multi-media instructions self-test. CPUn lst shadow CPU n is re-executing its shadow register self-test. CPUn lst dg regs CPU n is re-executing its diagnose register self-test. CPUn lst rdrs CPU n is re-executing its remote diagnose register self-test. CPUn lst bypass CPU n is re-executing its integer bypass operation self-test. CPUn cache byte CPU n is starting its data cache sub-word operations self-test. CPUn cache flush CPU n is starting its cache flush self-test. CPUn icache miss CPU n is starting its instruction cache miss self-test. CPUn dcache miss CPU n is starting its data cache miss self-test. Chapter 3 67

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
  • 163
  • 164
  • 165
  • 166
  • 167
  • 168
  • 169
  • 170
  • 171
  • 172
  • 173
  • 174
  • 175
  • 176
  • 177
  • 178
  • 179
  • 180
  • 181
  • 182
  • 183
  • 184
  • 185
  • 186
  • 187
  • 188
  • 189
  • 190
  • 191
  • 192
  • 193
  • 194
  • 195
  • 196
  • 197
  • 198
  • 199
  • 200
  • 201
  • 202
  • 203
  • 204
  • 205
  • 206
  • 207
  • 208
  • 209
  • 210
  • 211
  • 212
  • 213
  • 214
  • 215
  • 216
  • 217
  • 218
  • 219
  • 220
  • 221
  • 222
  • 223
  • 224
  • 225
  • 226
  • 227
  • 228
  • 229
  • 230
  • 231
  • 232
  • 233
  • 234
  • 235
  • 236
  • 237
  • 238
  • 239

Chapter 3
67
Troubleshooting
Selftest Failures
TST
4n0E
SYS BD
CPU
n
exit lst
CPU n finished its late self-tests.
TST
4n20
SYS BD
CPU
n
lst erly st
CPU n is re-executing some of its early
self-tests from system memory.
TST
4n21
SYS BD
CPU
n
lst basic
CPU n is re-executing its basic operations
self-test.
TST
4n22
SYS BD
CPU
n
lst alu
CPU n is re-executing its arithmetic and
logic unit self-test.
TST
4n23
SYS BD
CPU
n
lst branch
CPU n is re-executing its branch
instruction self-test.
TST
4n24
SYS BD
CPU
n
lst arth cd
CPU n is re-executing its arithmetic
conditions self-test.
TST
4n25
SYS BD
CPU
n
lst bit ops
CPU n is re-executing its bit operations
self-test.
TST
4n26
SYS BD
CPU
n
lst ctl reg
CPU n is re-executing its control register
self-test.
TST
4n27
SYS BD
CPU
n
lst ext int
CPU n is re-executing its external
interrupt self-test.
TST
4n28
SYS BD
CPU
n
lst itimer
CPU n is re-executing its interval timer
self-test.
TST
4n29
SYS BD
CPU
n
lst mltimed
CPU n is re-executing its multi-media
instructions self-test.
TST
4n2A
SYS BD
CPU
n
lst shadow
CPU n is re-executing its shadow register
self-test.
TST
4n2B
SYS BD
CPU
n
lst dg regs
CPU n is re-executing its diagnose
register self-test.
TST
4n2C
SYS BD
CPU
n
lst rdrs
CPU n is re-executing its remote diagnose
register self-test.
TST
4n2D
SYS BD
CPU
n
lst bypass
CPU n is re-executing its integer bypass
operation self-test.
TST
4n30
SYS BD
CPU
n
cache byte
CPU n is starting its data cache sub-word
operations self-test.
TST
4n40
SYS BD
CPU
n
cache flush
CPU n is starting its cache flush self-test.
TST
4n50
SYS BD
CPU
n
icache miss
CPU n is starting its instruction cache
miss self-test.
TST
4n60
SYS BD
CPU
n
dcache miss
CPU n is starting its data cache miss
self-test.
Table 3-2. Chassis Codes for B1000/C3000 Workstations
Ostat
Code
FRU
Message
Description