Intel BOXD915GEV Product Specification - Page 58
Table 15., PCI Interrupt Routing Map
![]() |
UPC - 735858166102
View all Intel BOXD915GEV manuals
Add to My Manuals
Save this manual to your list of manuals |
Page 58 highlights
Intel Desktop Board D915GEV/D915GRF Technical Product Specification Table 15. PCI Interrupt Routing Map PCI Interrupt Source IEEE-1394a controller PCI bus connector 1 PCI bus connector 2 PCI bus connector 3 PCI bus connector 4 PIRQA PIRQB INTA INTD INTC ICH6 PIRQ Signal Name PIRQC PIRQD PIRQE PIRQF INTA INTB INTB INTA INTD INTC INTA INTB INTC PIRQG INTB INTA INTD PIRQH INTC INTD NOTE In PIC mode, the ICH6 can connect each PIRQ line internally to one of the IRQ signals (3, 4, 5, 6, 7, 9, 10, 11, 12, 14, and 15). Typically, a device that does not share a PIRQ line will have a unique interrupt. However, in certain interrupt-constrained situations, it is possible for two or more of the PIRQ lines to be connected to the same IRQ signal. Refer to Table 14 for the allocation of PIRQ lines to IRQ signals in APIC mode. PCI interrupt assignments to the USB ports, Serial ATA ports, and PCI Express ports are dynamic. 58
![](/manual_guide/products/intel-boxd915gev-product-specification-9a37f7e/58.png)