Intel DQ57TM Intel Desktop Board DQ57TML Technical Product Specification - Page 15

Intel, Q57 Express Chipset, System Memory - audio

Get Intel DQ57TM PDF manuals and user guides View all Intel DQ57TM manuals
Add to My Manuals
Save this manual to your list of manuals

Page 15 highlights

Product Description 1.5 Intel® Q57 Express Chipset The Intel Q57 Express Chipset consisting of the Intel Q57 Platform Controller Hub (PCH) provides interfaces to the processor and the USB, SATA, LPC, audio, network, display, Conventional PCI, and PCI Express x1 interfaces. The PCH is a centralized controller for the board's I/O paths. For information about The Intel Q57 Express chipset Resources used by the chipset Refer to http://www.intel.com/products/desktop/chipsets/index.htm Chapter 2 1.6 System Memory The board has four DIMM sockets and supports the following memory features: • Two independent memory channels with interleaved mode support • Support for non-ECC, unbuffered, single-sided or double-sided DIMMs with x8 organization • Support for unbuffered ECC memory when used with an Intel Xeon processor 3400 series • 16 GB maximum total system memory (with 2 Gb memory technology). Refer to Section 2.1.1 on page 41 for information on the total amount of addressable memory. • Minimum total system memory: 1 GB using 1 Gb x8 module • Serial Presence Detect • DDR3 1333 MHz and DDR3 1066 MHz SDRAM DIMMs NOTE To be fully compliant with all applicable DDR SDRAM memory specifications, the board should be populated with DIMMs that support the Serial Presence Detect (SPD) data structure. This allows the BIOS to read the SPD data and program the chipset to accurately configure memory settings for optimum performance. If non-SPD memory is installed, the BIOS will attempt to correctly configure the memory settings, but performance and reliability may be impacted or the DIMMs may not function under the determined frequency. Table 3 lists the supported DIMM configurations. Table 3. Supported Memory Configurations DIMM Capacity 1024 MB 2048 MB 2048 MB 4096 MB Configuration (Note) SS DS SS DS SDRAM Density 1 Gbit 1 Gbit 2 Gbit 2 Gbit SDRAM Organization Front-side/Back-side 1 Gb x8/empty 1 Gb x8/1 Gb x8 2 Gb x8/empty 2 Gb x8/2 Gb x8 Number of SDRAM Devices 8 16 8 16 Note: "DS" refers to double-sided memory modules (containing two rows of SDRAM) and "SS" refers to single-sided memory modules (containing one row of SDRAM). 15

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
Product Description
15
1.5
Intel
®
Q57 Express Chipset
The Intel Q57 Express Chipset consisting of the Intel Q57 Platform Controller Hub
(PCH) provides interfaces to the processor and the USB, SATA, LPC, audio, network,
display, Conventional PCI, and PCI Express x1 interfaces.
The PCH is a centralized
controller for the board’s I/O paths.
For information about
Refer to
The Intel Q57 Express chipset
Resources used by the chipset
Chapter 2
1.6
System Memory
The board has four DIMM sockets and supports the following memory features:
•
Two independent memory channels with interleaved mode support
•
Support for non-ECC, unbuffered, single-sided or double-sided DIMMs with x8
organization
•
Support for unbuffered ECC memory when used with an Intel Xeon processor
3400 series
•
16 GB maximum total system memory (with 2 Gb memory technology).
Refer to
Section 2.1.1 on page 41 for information on the total amount of addressable
memory.
•
Minimum total system memory:
1 GB using 1 Gb x8 module
•
Serial Presence Detect
•
DDR3 1333 MHz and DDR3 1066 MHz SDRAM DIMMs
NOTE
To be fully compliant with all applicable DDR SDRAM memory specifications, the board
should be populated with DIMMs that support the Serial Presence Detect (SPD) data
structure.
This allows the BIOS to read the SPD data and program the chipset to
accurately configure memory settings for optimum performance.
If non-SPD memory
is installed, the BIOS will attempt to correctly configure the memory settings, but
performance and reliability may be impacted or the DIMMs may not function under the
determined frequency.
Table 3 lists the supported DIMM configurations.
Table 3.
Supported Memory Configurations
DIMM
Capacity
Configuration
(Note)
SDRAM
Density
SDRAM Organization
Front-side/Back-side
Number of SDRAM
Devices
1024 MB
SS
1 Gbit
1 Gb x8/empty
8
2048 MB
DS
1 Gbit
1 Gb x8/1 Gb x8
16
2048 MB
SS
2 Gbit
2 Gb x8/empty
8
4096 MB
DS
2 Gbit
2 Gb x8/2 Gb x8
16
Note:
“DS” refers to double-sided memory modules (containing two rows of SDRAM) and “SS” refers to
single-sided memory modules (containing one row of SDRAM).