Intel SR9000MK4U Product Guide - Page 48

Table 14. Memory Operational Modes, The first set of s 1-A, 2-A, 3-A

Get Intel SR9000MK4U - Server System - 0 MB RAM PDF manuals and user guides
UPC - 735858190169
View all Intel SR9000MK4U manuals
Add to My Manuals
Save this manual to your list of manuals

Page 48 highlights

Three memory modes are available. The memory mode is selected depending on the number of memory boxes that are connected to one NDC chip, and whether the BIOS is configured for mirror mode. See the following table for information. Table 14. Memory Operational Modes Memory Operational Mode Single Double Mirror Description One MMR is connected to an NDC. No redundancy. Throughput of data transfer is half that of Double mode. Two MMRs are connected to an NDC. No redundancy. Throughput of data transfer is double that of Single mode. Two MMRs are connected to an NDC and the same data is stored in these two MMR. Two MMRs are running like a mirror of each other and provide redundancy. Throughput of data transfer is half that of Double mode. Number of MMR Connected to One NDC 1 2 2 BIOS Set-Up of Mirror Mode Disabled or Enabled Disabled Enabled Redundancy and Hotswap Support No No Yes The following figures show the installation order and upgrade path for DIMMs, and the applicable mode for each configuration. In these figures, solid lines indicate installed memory boxes; dotted lines indicated locations of empty memory box sockets. Black boxes indicate installed DIMMs. The first set of figures (1-A, 2-A, 3-A, 4-A) represent configurations in which four DIMMs are installed in each installed memory box. The paths to the right of the figures marked 'W', 'X', 'Y', and 'Z' show the upgrade to fully populated memory boxes (eight DIMMs in each memory box). These fully populated configurations are shown in the second set of figures (1-B, 2-B, 3-B, 4-B). For example, configuration 1-A has only one MMR with four DIMMs installed, so only single mode is applicable. This configuration can be connected to three paths for upgrade, that is, to 2-A, 3-A. and 1-B. In the paths to 2-A and 3-A, another memory box is needed. 2-A has a higher memory bandwidth than 3-A, because 2-A can use two NDC chips effectively. In 3-A, processors connected to the NDC linked to the MC with DIMMs installed can access all of the system memory with the shortest access time. Therefore, in some specialized situations, 3A has a performance advantage to 2-A, such as in a two-socket installation. 26 Intel® Server System SR9000MK4U Product Guide

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
  • 163
  • 164
  • 165
  • 166
  • 167
  • 168
  • 169
  • 170
  • 171
  • 172
  • 173
  • 174
  • 175
  • 176
  • 177
  • 178
  • 179
  • 180
  • 181
  • 182
  • 183
  • 184
  • 185
  • 186
  • 187
  • 188
  • 189
  • 190
  • 191
  • 192
  • 193
  • 194
  • 195
  • 196
  • 197
  • 198
  • 199
  • 200
  • 201
  • 202
  • 203
  • 204
  • 205
  • 206
  • 207
  • 208
  • 209
  • 210
  • 211
  • 212
  • 213
  • 214
  • 215
  • 216
  • 217
  • 218
  • 219
  • 220
  • 221
  • 222
  • 223
  • 224
  • 225
  • 226
  • 227
  • 228
  • 229
  • 230
  • 231
  • 232
  • 233
  • 234
  • 235
  • 236
  • 237
  • 238
  • 239
  • 240
  • 241
  • 242
  • 243
  • 244
  • 245
  • 246
  • 247
  • 248
  • 249
  • 250
  • 251
  • 252
  • 253
  • 254
  • 255
  • 256
  • 257
  • 258
26
Intel
®
Server System SR9000MK4U Product Guide
Three memory modes are available. The memory mode is selected depending on the
number of memory boxes that are connected to one NDC chip, and whether the BIOS is
configured for mirror mode. See the following table for information.
The following figures show the installation order and upgrade path for DIMMs, and the
applicable mode for each configuration. In these figures, solid lines indicate installed
memory boxes; dotted lines indicated locations of empty memory box sockets. Black
boxes indicate installed DIMMs.
The first set of figures (1-A, 2-A, 3-A, 4-A) represent configurations in which four
DIMMs are installed in each installed memory box. The paths to the right of the figures
marked 'W', 'X', 'Y', and 'Z' show the upgrade to fully populated memory boxes (eight
DIMMs in each memory box). These fully populated configurations are shown in the
second set of figures (1-B, 2-B, 3-B, 4-B).
For example, configuration 1-A has only one MMR with four DIMMs installed, so only
single mode is applicable. This configuration can be connected to three paths for upgrade,
that is, to 2-A, 3-A. and 1-B.
In the paths to 2-A and 3-A, another memory box is needed. 2-A has a higher memory
bandwidth than 3-A, because 2-A can use two NDC chips effectively. In 3-A, processors
connected to the NDC linked to the MC with DIMMs installed can access all of the
system memory with the shortest access time. Therefore, in some specialized situations, 3-
A has a performance advantage to 2-A, such as in a two-socket installation.
Table 14. Memory Operational Modes
Memory
Operational
Mode
Description
Number of
MMR
Connected
to One NDC
BIOS Set-Up
of Mirror
Mode
Redundancy
and Hot-
swap
Support
Single
One MMR is connected to
an NDC. No redundancy.
Throughput of data
transfer is half that of
Double mode.
1
Disabled or
Enabled
No
Double
Two MMRs are connected
to an NDC. No
redundancy.
Throughput
of data transfer is double
that of Single mode.
2
Disabled
No
Mirror
Two MMRs are connected
to an NDC and the same
data is stored in these two
MMR. Two MMRs are
running like a mirror of
each other and provide
redundancy.
Throughput
of data transfer is half that
of Double mode.
2
Enabled
Yes