Sharp DV-S2U Service Manual - Page 29

Progressive Block Diagram, PROGRESSIVE CBA

Page 29 highlights

Progressive Block Diagram CN1801 FROM/TO VIDEO BLOCK DIAGRAM CN702 3-10 YC(0-7) 13 SDA 14 SCL 1 CLK27MHz 16 H SYNC 17 FID 15 /FERS IC1801 (DE-INTERLACER) 20 FORMATTER DE-INTERLACER 27 40 PLL/CLOCK GENE 3 4 ~ RESET SDA SCL ADDR0 ADDR10 DATA0 DATA31 ~ ~ 49 47 48 125~136 139~ 176 IC1806 (F/F) 1F 2 F 3 DATA(VIDEO) SIGNAL VIDEO SIGNAL FORMATTER SYNC GENERATOR IC1803 (PROGRESSIVE ENCODER) 65 2 ~ 72 75 11 76 93 94 42 97 ~ 51 104 H SYNC 92 V SYNC 29 91 28 117 CLOCK 25 ~ ~ TEST PATT.GENE. /DELAY /GAMMA CORRECTOR 4:2:2 TO 4:4:4 4:2:2 TO 4:4:4 40 RESET 31 SDA 30 SCL X2 INTERPOLATION DAC DAC DAC 32 34 36 IC1807 (AND GATE) 1 4 2 20 ~ 24 27 ~ 32 2 ~ 12 39 ~ 49 20 ~ 24 27 ~ 32 2 ~ 12 39 ~ 49 ADDR0 ADDR10 DATA0 DATA15 ADDR0 ADDR10 DATA16 DATA31 ~ ~ ~ ~ IC1808 RAM 1-9-9 IC1809 RAM PROGRESSIVE /INTERLACE SW1801 +5V PROGRESSIVE CBA IC1802 (DRIVE) 4 6dB DR 13 12 7 6dB DR 10 9 2 6dB DR 15 14 MUTE 1 CN1802 2 VIDEO-Y 4 VIDEO-U 6 VIDEO-V 12 I/P SW TO VIDEO BLOCK DIAGRAM CN1602 1-9-10 E56B0BLPR

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68

E56B0BLPR
YC(0-7)
SDA
CN1801
SCL
CLK27MHz
H SYNC
FID
/FERS
3-10
13
14
1
16
17
15
FORMATTER
DE-INTERLACER
DAC
DAC
DAC
PLL/CLOCK GENE
SYNC
GENERATOR
IC1801
IC1803
20
27
~
65
72
75
76
~
40
49
47
48
3
4
92
91
117
29
28
32
4
13
12
7
2
10
9
15
14
1
25
40
31
30
~
93
94
97
104
11
2
~
~
42
51
FORMATTER
TEST PATT.GENE.
/DELAY
/GAMMA CORRECTOR
X2
INTER-
POLATION
RESET
SDA
SCL
V SYNC
H SYNC
CLOCK
RESET
SDA
SCL
136
125
~
ADDR0
ADDR10
139
176
~
DATA0
DATA31
~
~
IC1806
1
3
2
F
F
IC1807
1
4
2
IC1808
20
24
~
27
32
~
ADDR0
RAM
(F/F)
(AND GATE)
RAM
+5V
SW1801
MUTE
ADDR10
~
2
12
~
39
49
~
DATA0
DATA15
~
IC1809
20
24
~
27
32
~
ADDR0
ADDR10
~
2
12
~
39
49
~
DATA16
DATA31
~
(DRIVE)
CN1802
IC1802
34
36
6dB
DR
10
6dB
DR
15
6dB
DR
4:2:2
TO
4:4:4
4:2:2
TO
4:4:4
DATA(VIDEO) SIGNAL
VIDEO SIGNAL
FROM/TO
VIDEO BLOCK
DIAGRAM CN702
TO VIDEO
BLOCK
DIAGRAM
CN1602
PROGRESSIVE
/INTERLACE
PROGRESSIVE CBA
(DE-INTERLACER)
(PROGRESSIVE ENCODER)
2
VIDEO-Y
4
VIDEO-U
6
VIDEO-V
12
I/P SW
Progressive Block Diagram
1-9-9
1-9-10