Toshiba Portege R100 Maintenance Manual - Page 57

System, board Troubleshooting, Table 2-3 D port status 1/6 - bios access

Page 57 highlights

2.4 System board Troubleshooting 2 Troubleshooting D port status F000h F001h F002h F005h F006H F007h F008h F009h Table 2-3 D port status (1/6) Inspection items Start CHECK SUM CHECK Initializing a KBC (1) Checking F12 key-in Checking whether BIOS rewrite is requested Checking BIOS signature Rewriting BIOS details Clearing a software reset bit Enabling address line A20 Initializing special registers and Intel chipset Initializing the CH0 of a PIT Initializing flags determining whether BIOS is rewritten CHECK SUM CHECK Switching to protected mode Examining the checksum of Boot Block Examining the checksum of other data in a flash memory Checking if EC/KBC firmware is to be rewritten Initializing a KBC Sending command bytes Sending scan enable command Checking F12 key-in Initializing a security controller Checking whether BIOS rewrite is requested Checking BIOS signature Initializing HW Initializing GPIO I/O space Enabling BIOS writing Serial interrupt control Disabling BIOS write protection Enabling SMBus I/O space Enabling SMBus access Configuring DRAM Enabling L1 cache memory Clearing memory Disabling cache Initializing special registers Changing ROM BIOS to RAM BIOS Storing key scan code Setting up TASK_1ms_TSC Displaying message on navipanel (EC/KBC UPDATE, BIOS UPDATA/DAMAGED) PORTEGE R100 Maintenance Manual (960-440) 2-21

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
  • 163
  • 164
  • 165
  • 166
  • 167
  • 168
  • 169
  • 170
  • 171
  • 172
  • 173
  • 174
  • 175
  • 176
  • 177
  • 178
  • 179
  • 180
  • 181
  • 182
  • 183
  • 184
  • 185
  • 186
  • 187
  • 188
  • 189
  • 190
  • 191
  • 192
  • 193
  • 194
  • 195
  • 196
  • 197
  • 198
  • 199
  • 200
  • 201
  • 202
  • 203
  • 204
  • 205
  • 206
  • 207
  • 208
  • 209
  • 210
  • 211
  • 212
  • 213
  • 214
  • 215
  • 216
  • 217
  • 218
  • 219
  • 220
  • 221
  • 222
  • 223
  • 224
  • 225
  • 226
  • 227
  • 228
  • 229
  • 230
  • 231
  • 232
  • 233
  • 234
  • 235
  • 236
  • 237
  • 238
  • 239
  • 240
  • 241
  • 242
  • 243
  • 244
  • 245
  • 246
  • 247
  • 248
  • 249
  • 250
  • 251
  • 252
  • 253
  • 254
  • 255
  • 256
  • 257
  • 258
  • 259
  • 260
  • 261
  • 262
  • 263
  • 264
  • 265
  • 266
  • 267
  • 268
  • 269
  • 270
  • 271
  • 272
  • 273
  • 274
  • 275
  • 276
  • 277
  • 278
  • 279
  • 280
  • 281
  • 282
  • 283
  • 284
  • 285
  • 286
  • 287
  • 288
  • 289
  • 290
  • 291
  • 292

2.4
System
board Troubleshooting
2
Troubleshooting
Table 2-3 D port status (1/6)
D port
status
Inspection items
details
Start
Clearing a software reset bit
Enabling address line A20
Initializing special registers and Intel chipset
Initializing the CH0 of a PIT
Initializing flags determining whether BIOS is rewritten
CHECK SUM CHECK
CHECK SUM CHECK
Switching to protected mode
Examining the checksum of Boot Block
F000h
Examining the checksum of other data in a flash memory
F001h
Initializing a KBC (1)
Checking if EC/KBC firmware is to be rewritten
Initializing a KBC
Sending command bytes
Sending scan enable command
Checking F12 key-in
Checking F12 key-in
F002h
Initializing a security controller
F005h
Checking whether BIOS
rewrite is requested
Checking whether BIOS rewrite is requested
F006H
Checking BIOS signature
Checking BIOS signature
Rewriting BIOS
Initializing HW
Initializing GPIO I/O space
Enabling BIOS writing
Serial interrupt control
Disabling BIOS write protection
Enabling SMBus I/O space
Enabling SMBus access
Configuring DRAM
Enabling L1 cache memory
Clearing memory
Disabling cache
F007h
Initializing special registers
F008h
Changing ROM BIOS to RAM BIOS
Storing key scan code
Setting up TASK_1ms_TSC
F009h
Displaying message on navipanel (EC/KBC UPDATE,
BIOS UPDATA/DAMAGED)
PORTEGE R100 Maintenance Manual (960-440)
2-21