AMD ADA3000DAA4BW User Guide - Page 55

Thermal Design Power TDP is measured under the conditions of Tcase M ax, IDD M ax, and VDD=VID_VDD

Page 55 highlights

PID: 30430 Rev 3.51 March 2006 AMD Athlon™ 64 Processor Power and Thermal Data Sheet Notes: 1 CPUID extended function 8000_0001h fields are used by BIOS in uniquely associating a given p rocessor to the P- states that are valid for that p rocessor. Refer to the BIOS and Kernel Develop er's Guide for AM D Athlon™ 64 and AM D Op teron™ Processors, order# 26094. 2 FIDVID Status Register, M SR C001_0042h. 3 The VID_VDD voltage is the VID[4:0] requested VDD sup p ly level. Refer to the ap p rop riate functional data sheet for details. 4 Thermal Design Power (TDP) is measured under the conditions of Tcase M ax, IDD M ax, and VDD=VID_VDD, and include all p ower dissip ated on-die from VDD, VDDIO, VLDT, VTT, and VDDA. 5 Imp lementation of this P-state is op tional in BIOS. 6 StartVID and M axVID are p rogrammed during device manufacturing with p art-sp ecific values for Rev E and later p rocessors, and can have one or more valid op tions. All valid op tions for StartVID, M axVID, and VID_VDD will be sp ecified for the corresp onding OPN. For information on the relationship of StartVID and M axVID to VID_VDD refer to the BIOS and Kernel Develop er's Guide for AM D Athlon™ 64 and AM D Op teron™ Processors, order# 26094. Contact y our FAE for more info on TDP sp ecifications. 7 Thermal Design Power (TDP) sp ecifications for dual core p rocessors assume equivalent P-states (Voltage and frequency ) and equivalent Tcase conditions for both cores. Refer to the BIOS and Kernel Develop er's Guide for AM D Athlon™ 64 and AM D Op teron™ Processors, order# 26094, for details on P-state op eration for dual core p rocessors. AMD Athlon™ 64 FX Processor 55

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95

PID: 30430 Rev 3.51 March 2006
AMD Athlon™ 64 Processor Power and Thermal Data Sheet
55
AMD Athlon™ 64 FX Processor
1
CPUID extended function 8000_0001h fields are used by BIOS in uniquely associating a given processor to the P-
states that are valid for that processor. Refer to the BIOS and Kernel Developer’s Guide for AM D Athlon™ 64
and AM D Opteron™ Processors, order# 26094.
2
FIDVID Status Register, M SR C001_0042h.
3
The VID_VDD voltage is the VID[4:0] requested VDD supply level. Refer to the appropriate functional data
sheet for details.
4
Thermal Design Power (TDP) is measured under the conditions of Tcase M ax, IDD M ax, and VDD=VID_VDD,
and include all power dissipated on-die from VDD, VDDIO, VLDT, VTT, and VDDA.
5
Implementation of this P-state is optional in BIOS.
6
StartVID and M axVID are programmed during device manufacturing with part-specific values for Rev E and later
processors, and can have one or more valid options. All valid options for StartVID, M axVID, and
VID_VDD will
be specified for the corresponding OPN. For information on the relationship of StartVID and M axVID to
VID_VDD refer to the BIOS and Kernel Developer’s Guide for AM D Athlon™ 64 and AM D Opteron™
Processors, order# 26094.
Contact your FAE for more info on TDP specifications.
7
Thermal Design Power (TDP) specifications for dual core processors assume equivalent P-states (Voltage and
frequency) and equivalent Tcase conditions for both cores. Refer to the BIOS and Kernel Developer’s Guide for
AM D Athlon™ 64 and AM D Opteron™ Processors, order# 26094, for details on P-state operation for dual core
processors.
Notes: