Asus A8N-SLI A8N-SLI English edition user's manual, version E2024 - Page 54
Chipset configuration
UPC - 610839124862
View all Asus A8N-SLI manuals
Add to My Manuals
Save this manual to your list of manuals |
Page 54 highlights
2.4.2 Chipset configuration The items in this menu show the chipset configuration settings. Select an item then press to display a pop-up menu with the configuration options. Chipset DRAM Configuration Errata 94 Enhanced [Press Enter] [Enabled] Select Menu Item Specific Help DRAM timing and control. DRAM Configuration The items in this sub-menu show the DRAM-related information that the BIOS auto-detects. DRAM Configuration Timing Mode x Memclock index value (Mhz) x CAS# Latency (Tcl) x Min RAS# active time (Tras) x RAS# to CAS# delay (Trcd) x Row precharge time (Trp) x 1/T/2T Memory Timing Bottom of 32-bit [31:24] IO DRAM Over 4G Remapping MTRR mapping mode [Auto] 200Mhz 2.5 8T 4T 2T 2T [E0] [Disabled] [Continuous] Select Menu Item Specific Help to select DRAM configuration. [Auto] is recommended. [Manual] allows you to set each configuration on your own. 2-18 Chapter 2: BIOS setup