Biostar A780L3B Bios Setup - Page 22

Chipset Menu - audio

Page 22 highlights

A780L3B BIOS Manual 5 Chipset Menu This submenu allows you to configure the specific features of the chipset installed on your system. This chipset manage bus speeds and access to system memory resources, such as DRAM. It also coordinates communications with the PCI bus. Main Advanced PCIPnP BIOS SETUP UTILITY Boot Chipset Performance Exit Advanced Chipset Settings > SouthBridge Configuration > Northbridge Configuration > OnBoard Peripherals Configuration Options for SB Select Screen Select Item EnterGo to Sub Screen F1 General Help F10 Save and Exit ESC Exit vxx.xx (C)Copyright 1985-200x, American Megatrends, Inc. SouthBridge Configuration BIOS SETUP UTILITY Chipset SouthBridge Chipset Configuration SB CIMx Version : > SB Azalia Audio Configuration > EC Configuration OHCI HC(Bus 0 Dev 18 Fn 0) OHCI HC(Bus 0 Dev 18 Fn 1) EHCI HC(Bus 0 Dev 18 Fn 2) OHCI HC(Bus 0 Dev 19 Fn 0) OHCI HC(Bus 0 Dev 19 Fn 1) EHCI HC(Bus 0 Dev 19 Fn 2) OHCI HC(Bus 0 Dev 20 Fn 5) [Enabled] [Enabled] [Enabled] [Enabled] [Enabled] [Enabled] [Enabled] OnChip SATA Channel OnChip SATA Type [Enabled] [Native IDE] Options for SB HD Azalia Select Screen Select Item EnterGo to Sub Screen F1 General Help F10 Save and Exit ESC Exit vxx.xx (C)Copyright 1985-200x, American Megatrends, Inc. 21

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40

A780L3B BIOS Manual
21
5 Chipset Menu
This submenu allows you to configure the specific features of the chipset installed on
your system. This chipset manage bus speeds and access to system memory
resources, such as DRAM. It also coordinates communications with the PCI bus.
BIOS SETUP UTILITY
Main
Advanced
PCIPnP
Boot
Chipset
Performance
vxx.xx (C)Copyright 1985-200x, American Megatrends, Inc.
Select Screen
Select Item
Go to Sub Screen
General Help
Save and Exit
Exit
Enter
F1
F10
ESC
Options for SB
Advanced Chipset Settings
> Northbridge Configuration
> OnBoard Peripherals Configuration
> SouthBridge Configuration
Exit
SouthBridge Configuration
BIOS SETUP UTILITY
Chipset
vxx.xx (C)Copyright 1985-200x, American Megatrends, Inc.
Select Screen
Select Item
Go to Sub Screen
General Help
Save and Exit
Exit
Enter
F1
F10
ESC
> EC Configuration
OHCI HC(Bus 0 Dev 18 Fn 0)
[Enabled]
OHCI HC(Bus 0 Dev 18 Fn 1)
[Enabled]
EHCI HC(Bus 0 Dev 18 Fn 2)
[Enabled]
OHCI HC(Bus 0 Dev 19 Fn 0)
[Enabled]
OHCI HC(Bus 0 Dev 19 Fn 1)
[Enabled]
EHCI HC(Bus 0 Dev 19 Fn 2)
[Enabled]
OHCI HC(Bus 0 Dev 20 Fn 5)
[Enabled]
OnChip SATA Channel
[Enabled]
OnChip SATA Type
[Native IDE]
SouthBridge Chipset Configuration
SB CIMx Version :
> SB Azalia Audio Configuration
Options for SB HD
Azalia