EVGA 141-BL-E760-A1 User Guide - Page 76

Award POST Codes

Page 76 highlights

EVGA X58 SLI CLASSIFIED Motherboard Award POST Codes Code Name 13 Reserved Description 14 Load Chipset Load Chipset Defaults 15 Reserved 16 Init Clock Initialize onboard clock generator 17 Reserved 18 Init CPU CPU ID and initialize L1/L2 cache 19 Reserved 1A Reserved 1B Setup Interrupt Initialize first 120 interrupt vectors with Vector Table SPURIOUS_INT_HDLR and initialize INT 00h-1Fh according to INT_TBL 1C CMOS Battery Test CMOS and check Battery Fail Check 1D Early PM Early PM initialization 1E Reserved 1F Re-initial KB Load keyboard matrix 20 Reserved 21 HPM init Init Heuristic Power Management (HPM) 22 Reserved 23 Program chipset Early Programming of chipset registers 24 Init PNP Init PNP 25 Shadow VBIOS Shadow system/video BIOS 26 Clock Gen Init onboard clock generator and sensor 27 Setup BDA Setup BIOS DATA AREA (BDA) 28 Reserved 29 CPU Speed detect Chipset programming and CPU Speed detect 2A Reserved 2B Init video Initialize Video 2C Reserved 2D Video memory Test Video Memory and display Logos 78

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84

EVGA X58 SLI CLASSIFIED Motherboard
78
Award POST Codes
Code
Name
Description
13
Reserved
14
Load Chipset
Load Chipset Defaults
15
Reserved
16
Init Clock
Initialize onboard clock generator
17
Reserved
18
Init CPU
CPU ID and initialize L1/L2 cache
19
Reserved
1A
Reserved
1B
Setup Interrupt
Vector Table
Initialize first 120 interrupt vectors with
SPURIOUS_INT_HDLR and initialize INT 00h-1Fh
according to INT_TBL
1C
CMOS Battery
Check
Test CMOS and check Battery Fail
1D
Early PM
Early PM initialization
1E
Reserved
1F
Re-initial KB
Load keyboard matrix
20
Reserved
21
HPM init
Init Heuristic Power Management (HPM)
22
Reserved
23
Program
chipset
Early Programming of chipset registers
24
Init PNP
Init PNP
25
Shadow VBIOS
Shadow system/video BIOS
26
Clock Gen
Init onboard clock generator and sensor
27
Setup BDA
Setup BIOS DATA AREA (BDA)
28
Reserved
29
CPU Speed
detect
Chipset programming and CPU Speed detect
2A
Reserved
2B
Init video
Initialize Video
2C
Reserved
2D
Video memory
Test Video Memory and display Logos