Gigabyte GA-IMB410M User Manual - Page 17

GPIO_PWRSEL GPIO Power Selection Jumper, MON_SW Flat Panel Display Switch Header, LVDS LVDS Header

Page 17 highlights

11) GPIO_PWRSEL (GPIO Power Selection Jumper) Move the jumper cap from the LPT_SEL jumper to this jumper to configure the LPT_GPIO header to support GPIO device and also to specify the GPIO voltage. 1-2 Close: Set GPIO voltage to +12V. 1 1 2-3 Close: Set GPIO voltage to 5V. 12) MON_SW (Flat Panel Display Switch Header) This header allows you to connect an on/off switch for the display. Pin No. Definition 1 Mon_SW 1 2 GND 13) LVDS (LVDS Header) LVDS stands for Low-voltage differential signaling, which uses high-speed analog circuit techniques to provide multigigabit data transfers on copper interconnects and is a generic interface standard for highspeed data transmission. Pin No. Definition Pin No. Definition Pin No. Definition 1 LCD_VCC 15 -RXO3_C 29 C A B L E _ D E T (Note) 2 1 2 LCD_VCC 3 VCC3 16 +RXO3_C 17 GND 30 -RXE3_C 31 +RXE3_C 4 NC 18 -RXECLKO_C 32 GND 5 NC 19 +RXECLKO_C 33 -RXECLKE_C 6 -RXO0_C 20 GND 34 +RXECLKE_C 7 +RXO0_C 21 -RXE0_C 35 GND 8 GND 22 +RXE0_C 36 SC_BKLT_EN 9 -RXO1_C 23 GND 37 SC_BKLT_CTL 40 39 10 +RXO1_C 24 -RXE1_C 38 FPD_PWR 11 GND 25 +RXE1_C 39 FPD_PWR 12 -RXO2_C 26 GND 40 FPD_PWR 13 +RXO2_C 27 -RXE2_C 14 GND 28 +RXE2_C (Note) Connects to the ground pin of the LVDS. - 17 -

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37

11) GPIO_PWRSEL (GPIO Power Selection Jumper)
Move the jumper cap from the LPT_SEL jumper to this jumper to configure the LPT_GPIO header to support
GPIO device and also to specify the GPIO voltage.
1-2 Close: Set GPIO voltage to +12V.
2-3 Close: Set GPIO voltage to 5V.
1
1
12) MON_SW (Flat Panel Display Switch Header)
This header allows you to connect an on/off switch for the display.
Pin No.
Definition
1
Mon_SW
2
GND
1
13) LVDS (LVDS Header)
LVDS stands for Low-voltage differential signaling, which uses high-speed analog circuit techniques to
provide multigigabit data transfers on copper interconnects and is a generic interface standard for high-
speed data transmission.
2
1
40
39
Pin No.
Definition
Pin No.
Definition
Pin No.
Definition
1
LCD_VCC
15
-RXO3_C
29
CABLE_DET
(Note)
2
LCD_VCC
16
+RXO3_C
30
-RXE3_C
3
VCC3
17
GND
31
+RXE3_C
4
NC
18
-RXECLKO_C
32
GND
5
NC
19
+RXECLKO_C
33
-RXECLKE_C
6
-RXO0_C
20
GND
34
+RXECLKE_C
7
+RXO0_C
21
-RXE0_C
35
GND
8
GND
22
+RXE0_C
36
SC_BKLT_EN
9
-RXO1_C
23
GND
37
SC_BKLT_CTL
10
+RXO1_C
24
-RXE1_C
38
FPD_PWR
11
GND
25
+RXE1_C
39
FPD_PWR
12
-RXO2_C
26
GND
40
FPD_PWR
13
+RXO2_C
27
-RXE2_C
14
GND
28
+RXE2_C
(Note)
Connects to the ground pin of the LVDS.
- 17 -