Intel D915PSY Product Specification - Page 6

Technical Reference, Overview of BIOS Features, European Union Declaration of Conformity Statement

Page 6 highlights

Intel Desktop Board D915PGN/D915PSY Technical Product Specification 1.14.5 1.14.6 1.14.7 1.14.8 1.14.9 Enabling the Trusted Platform Module 49 Assuming Trusted Platform Module Ownership 49 Recovery Procedures 50 Clearing Trusted Platform Module Ownership 51 Software Support 52 2 Technical Reference 2.1 Introduction ...55 2.2 Memory Resources ...55 2.2.1 Addressable Memory 55 2.2.2 Memory Map 57 2.3 DMA Channels ...57 2.4 Fixed I/O Map...58 2.5 PCI Configuration Space Map 59 2.6 Interrupts ...60 2.7 PCI Conventional Interrupt Routing Map 61 2.8 Connectors...63 2.8.1 Back Panel Connectors 64 2.8.2 Component-side Connectors 66 2.9 Jumper Block ...77 2.10 Mechanical Considerations 78 2.10.1 D915PGN Board Form Factor 78 2.10.2 D915PSY Board Form Factor 79 2.10.3 I/O Shield...80 2.11 Electrical Considerations 81 2.11.1 DC Loading...81 2.11.2 Add-in Board Considerations 81 2.11.3 Fan Connector Current Capability 82 2.11.4 Power Supply Considerations 82 2.12 Thermal Considerations 83 2.13 Reliability...85 2.14 Environmental ...86 2.15 Regulatory Compliance 87 2.15.1 Safety Regulations 87 2.15.2 EMC Regulations 87 2.15.3 European Union Declaration of Conformity Statement 88 2.15.4 Product Ecology Statements 89 2.15.5 Product Certification Markings (Board Level 90 3 Overview of BIOS Features 3.1 Introduction ...91 3.2 BIOS Flash Memory Organization 92 3.3 Resource Configuration 92 3.3.1 PCI Autoconfiguration 92 3.3.2 PCI IDE Support 92 3.4 System Management BIOS (SMBIOS 93 3.5 Legacy USB Support...93 vi

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107

Intel Desktop Board D915PGN/D915PSY Technical Product Specification
1.14.5
Enabling the Trusted Platform Module
..........................................................
49
1.14.6
Assuming Trusted Platform Module Ownership
............................................
49
1.14.7
Recovery Procedures
....................................................................................
50
1.14.8
Clearing Trusted Platform Module Ownership
...............................................
51
1.14.9
Software Support
...........................................................................................
52
2
Technical Reference
2.1
Introduction
..................................................................................................................
55
2.2
Memory Resources
......................................................................................................
55
2.2.1
Addressable Memory
.....................................................................................
55
2.2.2
Memory Map
..................................................................................................
57
2.3
DMA Channels
.............................................................................................................
57
2.4
Fixed I/O Map
...............................................................................................................
58
2.5
PCI Configuration Space Map
......................................................................................
59
2.6
Interrupts
......................................................................................................................
60
2.7
PCI Conventional Interrupt Routing Map
.....................................................................
61
2.8
Connectors
...................................................................................................................
63
2.8.1
Back Panel Connectors
.................................................................................
64
2.8.2
Component-side Connectors
.........................................................................
66
2.9
Jumper Block
...............................................................................................................
77
2.10
Mechanical Considerations
..........................................................................................
78
2.10.1
D915PGN Board Form Factor
.......................................................................
78
2.10.2
D915PSY Board Form Factor
........................................................................
79
2.10.3
I/O Shield
.......................................................................................................
80
2.11
Electrical Considerations
..............................................................................................
81
2.11.1
DC Loading
....................................................................................................
81
2.11.2
Add-in Board Considerations
.........................................................................
81
2.11.3
Fan Connector Current Capability
.................................................................
82
2.11.4
Power Supply Considerations
.......................................................................
82
2.12
Thermal Considerations
...............................................................................................
83
2.13
Reliability
......................................................................................................................
85
2.14
Environmental
..............................................................................................................
86
2.15
Regulatory Compliance
................................................................................................
87
2.15.1
Safety Regulations
........................................................................................
87
2.15.2
EMC Regulations
...........................................................................................
87
2.15.3
European Union Declaration of Conformity Statement
..................................
88
2.15.4
Product Ecology Statements
.........................................................................
89
2.15.5
Product Certification Markings (Board Level)
................................................
90
3
Overview of BIOS Features
3.1
Introduction
..................................................................................................................
91
3.2
BIOS Flash Memory Organization
...............................................................................
92
3.3
Resource Configuration
...............................................................................................
92
3.3.1
PCI Autoconfiguration
....................................................................................
92
3.3.2
PCI IDE Support
............................................................................................
92
3.4
System Management BIOS (SMBIOS)
........................................................................
93
3.5
Legacy USB Support
....................................................................................................
93
vi