Intel DC3217BY Technical Product Specification - Page 62

Port 80h POST Codes

Page 62 highlights

Intel Desktop Board D33217CK Technical Product Specification 4.3 Port 80h POST Codes During the POST, the BIOS generates diagnostic progress codes (POST codes) to I/O port 80h. If the POST fails, execution stops and the last POST code generated is left at port 80h. This code is useful for determining the point where an error occurred. Displaying the POST codes requires a POST card that can interface with the Debug header. Refer to the location of the Debug header in Figure 1. The following tables provide information about the POST codes generated by the BIOS: • Table 27 lists the Port 80h POST code ranges • Table 28 lists the Port 80h POST codes themselves • Table 29 lists the Port 80h POST sequence NOTE In the tables listed above, all POST codes and range values are listed in hexadecimal. Table 27. Port 80h POST Code Ranges Range Subsystem 0x00 - 0x05 Entering SX states S0 to S5. 0x10, 0x20, 0x30, Resuming from SX states (0x10 -0x20 - S2, 0x30 - S3, etc.) 0x40, 0x50 0x01 - 0x0F Security (SEC) phase 0x11 - 0x1F PEI phase pre MRC execution 0x21 - 0x29 MRC memory detection 0x2A - 0x2F PEI phase post MRC execution 0x31 - 0x35 Recovery 0x36 - 0x3F Platform DXE driver 0x41 - 0x4F CPU Initialization (PEI, DXE, SMM) 0x50 - 0x5F I/O Buses: PCI, USB, ATA etc. 0x5F is an unrecoverable error. Start with PCI. 0x60 - 0x6F BDS 0x70 - 0x7F Output devices: All output consoles. 0x80 - 0x8F For future use 0x90 - 0x9F Input devices: Keyboard/Mouse. 0xA0 - 0xAF For future use 0xB0 - 0xBF Boot Devices: Includes fixed media and removable media. Not that critical since consoles should be up at this point. 0xC0 - 0xCF For future use 0xD0 - 0xDF For future use 62

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82

Intel Desktop Board D33217CK Technical Product Specification
62
4.3
Port 80h POST Codes
During the POST, the BIOS generates diagnostic progress codes (POST codes) to I/O
port 80h.
If the POST fails, execution stops and the last POST code generated is left at
port 80h.
This code is useful for determining the point where an error occurred.
Displaying the POST codes requires a POST card that can interface with the Debug
header.
Refer to the location of the Debug header in Figure 1.
The following tables provide information about the POST codes generated by the BIOS:
Table 27 lists the Port 80h POST code ranges
Table 28 lists the Port 80h POST codes themselves
Table 29 lists the Port 80h POST sequence
NOTE
In the tables listed above, all POST codes and range values are listed in hexadecimal.
Table 27.
Port 80h POST Code Ranges
Range
Subsystem
0x00 – 0x05
Entering SX states S0 to S5.
0x10, 0x20, 0x30,
0x40, 0x50
Resuming from SX states (0x10 –0x20 – S2, 0x30 – S3, etc.)
0x01 – 0x0F
Security (SEC) phase
0x11 – 0x1F
PEI phase pre MRC execution
0x21 – 0x29
MRC memory detection
0x2A – 0x2F
PEI phase post MRC execution
0x31 – 0x35
Recovery
0x36 – 0x3F
Platform DXE driver
0x41 – 0x4F
CPU Initialization (PEI, DXE, SMM)
0x50 – 0x5F
I/O Buses:
PCI, USB, ATA etc. 0x5F is an unrecoverable error. Start with PCI.
0x60 – 0x6F
BDS
0x70 – 0x7F
Output devices:
All output consoles.
0x80 – 0x8F
For future use
0x90 – 0x9F
Input devices:
Keyboard/Mouse.
0xA0 – 0xAF
For future use
0xB0 – 0xBF
Boot Devices:
Includes fixed media and removable media. Not that critical since
consoles should be up at this point.
0xC0 – 0xCF
For future use
0xD0 – 0xDF
For future use