Lenovo ThinkPad 600E Technical Reference Manual for the ThinkPad 600 - Page 44

Status Register B Hex 00B, Bit 7, System Board

Get Lenovo ThinkPad 600E PDF manuals and user guides View all Lenovo ThinkPad 600E manuals
Add to My Manuals
Save this manual to your list of manuals

Page 44 highlights

Status Register B (Hex 00B) Bit Function 7 Set 6 Enable periodic interrupt 5 Enable alarm interrupt 4 Enable update-ended interrupt 3 Enable square wave 2 Date mode 1 24-hour mode 0 Enable daylight-saving time Figure 2-18. Status Register B (Hex 00B) Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 If set to 0, this bit updates the cycle, normally by advancing the count at a rate of one cycle per second. If set to 1, it immediately ends any update cycle in progress, and the program can initialize the 14 time bytes without any further updates occurring until this bit is set to 0. This is a read/write bit that allows an interrupt to occur at a rate specified by the rate and divider bits in status register A. If set to 1, this bit enables the interrupt. The system initializes this bit to 0. If set to 1, this bit enables the alarm interrupt. The system initializes this bit to 0. If set to 1, this bit enables the update-ended interrupt. The system initializes this bit to 0. If set to 1, this bit enables the square-wave frequency as set by the rate-selection bits in status register A. The system initializes this bit to 0. This bit indicates whether the binary-coded-decimal (BCD) or binary format is used for time-and-date calendar updates. If set to 1, this bit indicates binary format. The system initializes this bit to 0. This bit indicates whether the hours byte is in 12-hour or 24-hour mode. If set to 1, this bit indicates the 24-hour mode. The system initializes this bit to 1. If set to 1, this bit enables the daylight-saving-time mode. If set to 0, this bit disables the daylight-saving-time mode, and the clock reverts to standard time. The system initializes this bit to 0. 2-22 System Board

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
Status Register B (Hex 00B)
Figure
2-18.
Status Register B (Hex 00B)
Bit
Function
7
Set
6
Enable periodic interrupt
5
Enable alarm interrupt
4
Enable update-ended interrupt
3
Enable square wave
2
Date mode
1
24-hour mode
0
Enable daylight-saving time
Bit 7
If set to 0, this bit updates the cycle, normally by
advancing the count at a rate of one cycle per second.
If
set to 1, it immediately ends any update cycle in
progress, and the program can initialize the 14 time bytes
without any further updates occurring until this bit is set
to 0.
Bit 6
This is a read/write bit that allows an interrupt to occur at
a rate specified by the rate and divider bits in status
register A.
If set to 1, this bit enables the interrupt.
The
system initializes this bit to 0.
Bit 5
If set to 1, this bit enables the alarm interrupt.
The
system initializes this bit to 0.
Bit 4
If set to 1, this bit enables the update-ended interrupt.
The system initializes this bit to 0.
Bit 3
If set to 1, this bit enables the square-wave frequency as
set by the rate-selection bits in status register A.
The
system initializes this bit to 0.
Bit 2
This bit indicates whether the binary-coded-decimal (BCD)
or binary format is used for time-and-date calendar
updates.
If set to 1, this bit indicates binary format.
The
system initializes this bit to
0.
Bit 1
This bit indicates whether the hours byte is in 12-hour or
24-hour mode.
If set to 1, this bit indicates the 24-hour
mode.
The system initializes this bit to 1.
Bit 0
If set to 1, this bit enables the daylight-saving-time mode.
If set to 0, this bit disables the daylight-saving-time mode,
and the clock reverts to standard time.
The system
initializes this bit to 0.
2-22
System Board