MSI KT880 User Guide - Page 54

PCI Slot1 IRQ, IRQ Resource Setup, IRQ 3/4/5/7/9/10/11/14/15, DMA Channel 0/1/3/5/6/7

Get MSI KT880 - Delta-FSR Motherboard - ATX PDF manuals and user guides
UPC - 816909006063
View all MSI KT880 manuals
Add to My Manuals
Save this manual to your list of manuals

Page 54 highlights

BIOS Setup PCI Slot1 IRQ, PCI Slot2 IRQ, PCI Slot3 IRQ, PCI Slot4 IRQ These items specify the IRQ line for each PCI slot. Setting options: [3], [4], [5], [7], [9], [10], [11], [12], [14], [15], [Auto]. Selecting [Auto] allows BIOS to automatically determine the IRQ line for each PCI slot. IRQ Resource Setup Press and the following sub-menu appears. IRQ 3/4/5/7/9/10/11/14/15 These items specify the bus where the specified IRQ line is used. The settings determine if AMIBIOS should remove an IRQ from the pool of available IRQs passed to devices that are configurable by the system BIOS. The available IRQ pool is determined by reading the ESCD NVRAM. If more IRQs must be removed from the IRQ pool, the end user can use these settings to reserve the IRQ by assigning an [Reserved] setting to it. Onboard I/O is configured by AMIBIOS. All IRQs used by onboard I/O are configured as [Available]. If all IRQs are set to [Reserved], and IRQ 14/15 are allocated to the onboard PCI IDE, IRQ 9 will still be available for PCI and PnP devices. Available settings: [Reserved] and [Available]. DMA Resource Setup Press and the following sub-menu appears. DMA Channel 0/1/3/5/6/7 These items specify the bus that the system DMA (Direct Memory Access) channel is used. The settings determine if AMIBIOS should remove a DMA from the available DMAs passed to devices that are configurable by the system BIOS. The available DMA pool is determined by reading the ESCD NVRAM. If more DMAs must be removed from the pool, the end user can reserve the DMA by assigning an [Reserved] setting to it. 3-19

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
3-19
BIOS Setup
PCI Slot1 IRQ, PCI Slot2 IRQ, PCI Slot3 IRQ, PCI Slot4 IRQ
These items specify the IRQ line for each PCI slot. Setting options: [3], [4], [5], [7], [9],
[10], [11], [12], [14], [15], [Auto]. Selecting [Auto] allows BIOS to automatically deter-
mine the IRQ line for each PCI slot.
IRQ Resource Setup
Press <Enter> and the following sub-menu appears.
IRQ 3/4/5/7/9/10/11/14/15
These items specify the bus where the specified IRQ line is used.
The settings determine if AMIBIOS should remove an IRQ from the pool of available
IRQs passed to devices that are configurable by the system BIOS. The available IRQ
pool is determined by reading the ESCD NVRAM. If more IRQs must be removed from
the IRQ pool, the end user can use these settings to reserve the IRQ by assigning an
[Reserved] setting to it. Onboard I/O is configured by AMIBIOS. All IRQs used by
onboard I/O are configured as [Available]. If all IRQs are set to [Reserved], and IRQ
14/15 are allocated to the onboard PCI IDE, IRQ 9 will still be available for PCI and PnP
devices. Available settings: [Reserved] and [Available].
DMA Resource Setup
Press <Enter> and the following sub-menu appears.
DMA Channel 0/1/3/5/6/7
These items specify the bus that the system DMA (Direct Memory Access) channel is
used.
The settings determine if AMIBIOS should remove a DMA from the available DMAs
passed to devices that are configurable by the system BIOS. The available DMA pool
is determined by reading the ESCD NVRAM. If more DMAs must be removed from the
pool, the end user can reserve the DMA by assigning an [Reserved] setting to it.