Toshiba 23HLV87 Circuit Diagrams - Page 23

Decoder Pcb

Page 23 highlights

8 7 6 5 4 3 2 1 H-29 A B C D E F G AV INPUT & OUTPUT SCHEMATIC DIAGRAM (DECODER PCB) AOUT0 ABCLK ALRCLK AMCLK U306 NM [CS4344/5/6] 1 2 3 4 5 SDIN SCLK LRCK MCLK VQ AOUTR VA GND AOUTL FILT+ 10 9 8 7 6 CS4344/5/6 C404 + NM [0.1uF] C328 NM [1uF/16V] C416 NM [0.1uF] A-RMAIN A5V A-LMAIN + C329 NM [1uF/16V] Audio format: CS4344: I2S format. CS4345: Left justified; CS4346: Right justified; Output: 1.17Vrms (when VA=5V) Package: TSSOP10 CVBS_C R72 75 R78 4 3 R70 510 510 D581 V+ 5 - 1 + V- 2 AD8061 VID5V R79 75 CVBS_OUT CVBS_G_Y R74 75 R80 4 3 R73 510 510 D420 V+ 5 - 1 + V- 2 AD8061 VID5V R81 75 GREEN C-B-U R63 75 R65 4 3 R62 510 510 D232 V+ 5 - 1 + V- 2 AD8061 VID5V R66 75 C-B-U_OUT Y-R-V R68 75 R76 4 3 R67 510 510 D239 V+ 5 - 1 + V- 2 AD8061 VID5V R77 75 Y-R-V_OUT H1 3 2 1 3 2 1 9 8 7 6 9 8 7 6 VID12V A-LMAIN C333 R27 1K 10uF/16V R25 10K R22 100K R19 5K1 + + C331 A-RMAIN R33 1K 10uF/16V R30 5K1 R28 100K + C332 100uF/16V R20 10K R21 3K9 C20 2.7n R31 3K9 C19 200P 2 V+ 8 - 1 R23 10K 3+ N306 R26 5 10K 6 4558 + 7 V- 4 C23 200P R32 10K C22 2.7n VID12V VID12V C335 + 10uF/16V C334 + 10uF/16V R35 100 R36 47K R38 100 R39 47K FB10 600 FB11 600 4 5 4 5 H2 3 2 1 3 2 1 H1 9 8 7 6 9 8 7 6 RAF5V R311 10K + C323 10uF/16v R318 000 R308 4K7 + C322 NC 2 3 Q303 1 601 D303 000 D303 ISS355 1 D301 ISS355 709 2 3 MUTE Q304 D3 R34 1 601 1K 2 3 3 D4 R37 1 601 1K R148 DUPRD1 4K7 MUTE_CTL AUDIO-R AUDIO-L 2 AUDIO-MUTE MARK1 FB17 5VOUT 601 5VOUT 11 10 9 8 1. 1. 1. 1. 9 8 7 6 4 5 4 5 H2 H3 3 2 1 3 2 1 9 8 7 6 4 5 4 5 H4 3 2 1 3 2 1 H3 9 8 7 6 4 5 4 5 H4 9 8 7 6 MARK2 MARK3 MARK4 S/PDIF_OUT S/PDIF_OUT C37 120P 7 6 5 U109 74HCU04 4 3 12 2 13 1 14 H AUDIO-R C24 330P AUDIO-L C25 330P COAX A B C D E F G H 8 7 6 5 4 3 2 1 H-30

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31

2
1
3
4
5
6
7
8
2
1
3
4
5
6
7
8
H-30
H-29
(DECODER PCB)
AV INPUT & OUTPUT SCHEMATIC DIAGRAM
A
H
B
C
D
E
F
G
A
H
B
C
D
E
F
G
V
5
A
N
I
A
M
L
-
A
0
T
U
O
A
K
L
C
B
A
K
L
C
R
L
A
K
L
C
M
A
N
I
A
M
R
-
A
N
I
A
M
L
-
A
N
I
A
M
R
-
A
V
2
1
D
I
V
R
-
O
I
D
U
A
L
-
O
I
D
U
A
R
-
O
I
D
U
A
L
-
O
I
D
U
A
V
5
F
A
R
1
D
R
P
U
D
E
T
U
M
Y
_
G
_
S
B
V
C
V
-
R
-
Y
C
_
S
B
V
C
T
U
O
_
S
B
V
C
T
U
O
_
U
-
B
-
C
T
U
O
_
V
-
R
-
Y
U
-
B
-
C
N
E
E
R
G
T
U
O
_
F
I
D
P
/
S
X
A
O
C
T
U
O
V
5
V
2
1
D
I
V
V
2
1
D
I
V
V
5
D
I
V
V
5
D
I
V
V
5
D
I
V
V
5
D
I
V
T
U
O
V
5
L
T
C
_
E
T
U
M
T
U
O
_
F
I
D
P
/
S
.
t
a
m
r
o
f
S
2
I
:
4
4
3
4
S
C
:
t
a
m
r
o
f
o
i
d
u
A
;
d
e
i
f
i
t
s
u
j
t
f
e
L
:
5
4
3
4
S
C
;
d
e
i
f
i
t
s
u
j
t
h
g
i
R
:
6
4
3
4
S
C
)
V
5
=
A
V
n
e
h
w
(
s
m
r
V
7
1
.
1
:
t
u
p
t
u
O
0
1
P
O
S
S
T
:
e
g
a
k
c
a
P
E
T
U
M
-
O
I
D
U
A
4
3
R
K
1
4
3
R
K
1
P
0
0
2
9
1
C
P
0
0
2
9
1
C
1
4
3
5
2
+
V
-
V
-
+
9
3
2
D
1
6
0
8
D
A
+
V
-
V
-
+
9
3
2
D
1
6
0
8
D
A
6
2
R
K
0
1
6
2
R
K
0
1
+
3
3
3
C
V
6
1
/
F
u
0
1
+
3
3
3
C
V
6
1
/
F
u
0
1
6
6
R
5
7
6
6
R
5
7
0
1
5
8
7
R
0
1
5
8
7
R
0
2
C
n
7
.
2
0
2
C
n
7
.
2
1
1
3
R
K
0
1
1
1
3
R
K
0
1
8
4
1
R
7
K
4
8
4
1
R
7
K
4
+
8
2
3
C
M
N
]
V
6
1
/
F
u
1
[
+
8
2
3
C
M
N
]
V
6
1
/
F
u
1
[
6
3
R
K
7
4
6
3
R
K
7
4
1
8
R
5
7
1
8
R
5
7
P
0
0
2
3
2
C
P
0
0
2
3
2
C
8
3
R
0
0
1
8
3
R
0
0
1
1
4
3
5
2
+
V
-
V
-
+
1
8
5
D
1
6
0
8
D
A
+
V
-
V
-
+
1
8
5
D
1
6
0
8
D
A
1
2
3
3
D
1
0
6
3
D
1
0
6
0
2
R
K
0
1
0
2
R
K
0
1
7
6
R
0
1
5
7
6
R
0
1
5
1
1
2
2
3
3
4
4
5
5
6
6
7
7
8
8
9
9
4
H
4
H
4
H
4
H
3
0
3
D
0
0
0
3
0
3
D
0
0
0
8
1
3
R
0
0
0
8
1
3
R
0
0
0
1
0
3
D
5
5
3
S
S
I
1
0
3
D
5
5
3
S
S
I
4
0
4
C
M
N
]
F
u
1
.
0
[
4
0
4
C
M
N
]
F
u
1
.
0
[
1
2
3
7
6
5
8
4
+
V
-
V
-
-
+
+
6
0
3
N
8
5
5
4
+
V
-
V
-
-
+
+
6
0
3
N
8
5
5
4
0
3
R
1
K
5
0
3
R
1
K
5
1
1
B
F
0
0
6
1
1
B
F
0
0
6
0
7
R
0
1
5
0
7
R
0
1
5
5
2
R
K
0
1
5
2
R
K
0
1
7
7
R
5
7
7
7
R
5
7
4
7
R
5
7
4
7
R
5
7
5
2
C
P
0
3
3
5
2
C
P
0
3
3
7
3
R
K
1
7
3
R
K
1
1
1
2
2
3
3
4
4
5
5
6
6
7
7
8
8
9
9
3
H
3
H
3
H
3
H
1
1
2
2
3
3
4
4
5
5
6
6
7
7
8
8
9
9
2
H
2
H
2
H
2
H
7
1
B
F
1
0
6
7
1
B
F
1
0
6
1
2
3
4
0
3
Q
9
0
7
4
0
3
Q
9
0
7
+
2
2
3
C
C
N
+
2
2
3
C
C
N
7
3
C
P
0
2
1
7
3
C
P
0
2
1
0
1
5
0
8
R
0
1
5
0
8
R
8
6
R
5
7
8
6
R
5
7
+
4
3
3
C
V
6
1
/
F
u
0
1
+
4
3
3
C
V
6
1
/
F
u
0
1
8
0
3
R
7
K
4
8
0
3
R
7
K
4
3
2
R
K
0
1
3
2
R
K
0
1
2
2
C
n
7
.
2
2
2
C
n
7
.
2
1
2
3
4
D
1
0
6
4
D
1
0
6
1
2
R
9
K
3
1
2
R
9
K
3
+
1
3
3
C
V
6
1
/
F
u
0
1
+
1
3
3
C
V
6
1
/
F
u
0
1
.
1
3
K
R
A
M
3
K
R
A
M
1
4
3
5
2
+
V
-
V
-
+
2
3
2
D
1
6
0
8
D
A
+
V
-
V
-
+
2
3
2
D
1
6
0
8
D
A
0
1
B
F
0
0
6
0
1
B
F
0
0
6
7
2
R
K
1
7
2
R
K
1
N
I
D
S
1
K
L
C
S
2
K
C
R
L
3
K
L
C
M
4
Q
V
5
+
T
L
I
F
6
L
T
U
O
A
7
D
N
G
8
R
T
U
O
A
0
1
A
V
9
6
/
5
/
4
4
3
4
S
C
6
0
3
U
]
6
/
5
/
4
4
3
4
S
C
[
M
N
6
/
5
/
4
4
3
4
S
C
6
0
3
U
]
6
/
5
/
4
4
3
4
S
C
[
M
N
9
7
R
5
7
9
7
R
5
7
.
1
4
K
R
A
M
4
K
R
A
M
0
1
5
6
7
R
0
1
5
6
7
R
+
5
3
3
C
V
6
1
/
F
u
0
1
+
5
3
3
C
V
6
1
/
F
u
0
1
1
4
3
5
2
+
V
-
V
-
+
0
2
4
D
1
6
0
8
D
A
+
V
-
V
-
+
0
2
4
D
1
6
0
8
D
A
1
2
3
3
0
3
Q
1
0
6
3
0
3
Q
1
0
6
4
2
C
P
0
3
3
4
2
C
P
0
3
3
.
1
2
K
R
A
M
2
K
R
A
M
3
6
R
5
7
3
6
R
5
7
2
6
R
0
1
5
2
6
R
0
1
5
3
3
R
K
1
3
3
R
K
1
9
3
R
K
7
4
9
3
R
K
7
4
.
1
1
K
R
A
M
1
K
R
A
M
6
1
4
C
M
N
]
F
u
1
.
0
[
6
1
4
C
M
N
]
F
u
1
.
0
[
+
2
3
3
C
V
6
1
/
F
u
0
0
1
+
2
3
3
C
V
6
1
/
F
u
0
0
1
5
3
R
0
0
1
5
3
R
0
0
1
3
7
R
0
1
5
3
7
R
0
1
5
2
7
R
5
7
2
7
R
5
7
14
13
12
11
10
9
8
7
6
5
4
3
2
1
9
0
1
U
4
0
U
C
H
4
7
9
0
1
U
4
0
U
C
H
4
7
+
3
2
3
C
v
6
1
/
F
u
0
1
+
3
2
3
C
v
6
1
/
F
u
0
1
3
0
3
D
5
5
3
S
S
I
3
0
3
D
5
5
3
S
S
I
2
2
R
K
0
0
1
2
2
R
K
0
0
1
1
3
R
9
K
3
1
3
R
9
K
3
9
1
R
1
K
5
9
1
R
1
K
5
0
1
5
5
6
R
0
1
5
5
6
R
2
3
R
K
0
1
2
3
R
K
0
1
+
9
2
3
C
M
N
]
V
6
1
/
F
u
1
[
+
9
2
3
C
M
N
]
V
6
1
/
F
u
1
[
8
2
R
K
0
0
1
8
2
R
K
0
0
1
1
1
2
2
3
3
4
4
5
5
6
6
7
7
8
8
9
9
1
H
1
H
1
H
1
H